{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:00Z","timestamp":1750307580914,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723141","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"157-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["FPGA power reduction by guarded evaluation"],"prefix":"10.1145","author":[{"given":"Jason H.","family":"Anderson","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Chirag","family":"Ravishankar","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/","author":"ABC","year":"2009","unstructured":"ABC -- a system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/ , 2009 . ABC -- a system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/, 2009."},{"volume-title":"Altera Corp.","year":"2009","unstructured":"Quartus-II university interface program . Altera Corp. , 2009 . Quartus-II university interface program. Altera Corp., 2009.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","first-page":"90","volume-title":"Precomputation-based guarding for dynamic and leakage power reduction","author":"Abdollahi A.","year":"2003","unstructured":"A. Abdollahi , M. Pedram , F. Fallah , and I. Ghosh . Precomputation-based guarding for dynamic and leakage power reduction . In IEEE Int'l Conf. on Computer Design , pages 90 -- 97 , 2003 . A. Abdollahi, M. Pedram, F. Fallah, and I. Ghosh. Precomputation-based guarding for dynamic and leakage power reduction. In IEEE Int'l Conf. on Computer Design, pages 90--97, 2003."},{"unstructured":"Altera Corp. San Jose CA. Stratix-III FPGA Family Data Sheet 2008.  Altera Corp. San Jose CA. Stratix-III FPGA Family Data Sheet 2008.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","first-page":"105","volume-title":"Improving logic density through synthesis-inspired architecture","author":"Anderson J.","year":"2009","unstructured":"J. Anderson and Q. Wang . Improving logic density through synthesis-inspired architecture . In IEEE Int'l Conf. on Field Programmable Logic and Applications , pages 105 -- 111 , 2009 . J. Anderson and Q. Wang. Improving logic density through synthesis-inspired architecture. In IEEE Int'l Conf. on Field Programmable Logic and Applications, pages 105--111, 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Int'l Workshop on Field Programmable Logic and Applications","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . VPR: A new packing, placement and routing tool for FPGA research . In Int'l Workshop on Field Programmable Logic and Applications , pages 213 -- 222 , 1997 . V. Betz and J. Rose. VPR: A new packing, placement and routing tool for FPGA research. In Int'l Workshop on Field Programmable Logic and Applications, pages 213--222, 1997."},{"key":"e_1_3_2_1_7_1","volume-title":"Int'l Workshop on Logic Synthesis","author":"Chatterjee S.","year":"2005","unstructured":"S. Chatterjee , A. Mishcenko , R. Brayton , X. Wang , and T. Kam . Reducing structural bias in technology mapping . In Int'l Workshop on Logic Synthesis , 2005 . S. Chatterjee, A. Mishcenko, R. Brayton, X. Wang, and T. Kam. Reducing structural bias in technology mapping. In Int'l Workshop on Logic Synthesis, 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/296399.296425"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/CICC.1997.606670"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/MWSCAS.2008.4616899"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1534916.1534924"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE International Workshop on Logic Synthesis","author":"Jang S.","year":"2009","unstructured":"S. Jang , K. Chung , A. Mishchenko , and R. Brayton . A power optimization toolbox for logic synthesis and mapping . In IEEE International Workshop on Logic Synthesis , San Francisco, CA , 2009 . S. Jang, K. Chung, A. Mishchenko, and R. Brayton. A power optimization toolbox for logic synthesis and mapping. In IEEE International Workshop on Logic Synthesis, San Francisco, CA, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TCAD.2006.884574"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ICCAD.2003.106"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/1366110.1366151"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/329166.329208"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1508128.1508152"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_19_1","volume-title":"Combinational and sequential mapping with priority cuts","author":"Mishchenko A.","year":"2007","unstructured":"A. Mishchenko , Sungmin Cho , S. Chatterjee , and R. Brayton . Combinational and sequential mapping with priority cuts . In IEEE\/ACM Int'l Con. on CAD , 2007 . A. Mishchenko, Sungmin Cho, S. Chatterjee, and R. Brayton. Combinational and sequential mapping with priority cuts. In IEEE\/ACM Int'l Con. on CAD, 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/43.205010"},{"key":"e_1_3_2_1_21_1","first-page":"312","volume-title":"Int'l Conf. on Field-Programmable Logic and Applications","author":"Poon K.","year":"2002","unstructured":"K. Poon , A. Yan , and S. Wilton . A flexible power model for FPGAs . In Int'l Conf. on Field-Programmable Logic and Applications , pages 312 -- 321 , 2002 . K. Poon, A. Yan, and S. Wilton. A flexible power model for FPGAs. In Int'l Conf. on Field-Programmable Logic and Applications, pages 312--321, 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/43.273753"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/503048.503072"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/43.728924"},{"unstructured":"Xilinx Inc. San Jose CA. Virtex-5 FPGA Data Sheet 2007.  Xilinx Inc. San Jose CA. Virtex-5 FPGA Data Sheet 2007.","key":"e_1_3_2_1_25_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '10","name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723141","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723141"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":25,"alternative-id":["10.1145\/1723112.1723141","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723141","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}