{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581230,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723142","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"167-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs"],"prefix":"10.1145","author":[{"given":"Doris","family":"Chen","sequence":"first","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Deshanand","family":"Singh","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Jeffrey","family":"Chromczak","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Ryan","family":"Fung","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"David","family":"Neto","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"volume-title":"Quartus II Handbook v9.0","year":"2009","key":"e_1_3_2_1_1_1","unstructured":"Altera. Quartus II Handbook v9.0 , 2009 . Altera. Quartus II Handbook v9.0, 2009."},{"volume-title":"Jul.","year":"2009","key":"e_1_3_2_1_2_1","unstructured":"Altera. Stratix III Device Handbook. v1.9 , Jul. 2009 . Altera. Stratix III Device Handbook. v1.9, Jul. 2009."},{"volume-title":"Jun.","year":"2009","key":"e_1_3_2_1_3_1","unstructured":"Altera. Stratix IV Device Handbook. v3.3 , Jun. 2009 . Altera. Stratix IV Device Handbook. v3.3, Jun. 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224273"},{"issue":"10","key":"e_1_3_2_1_6_1","first-page":"734","volume":"39","author":"Gabara T. J.","year":"1992","unstructured":"T. J. Gabara , G. J. Cyr , and C. E. Stroud . Metastability of CMOS Master\/Slave Flip-Flops. In IEEE Transactions on Circuits and Systems , Vol. 39 , No. 10 , Oct. 1992 , pp. 734 -- 740 . T. J. Gabara, G. J. Cyr, and C. E. Stroud. Metastability of CMOS Master\/Slave Flip-Flops. In IEEE Transactions on Circuits and Systems, Vol. 39, No. 10, Oct. 1992, pp. 734--740.","journal-title":"Metastability of CMOS Master\/Slave Flip-Flops. In IEEE Transactions on Circuits and Systems"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.16314"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.58286"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295189"},{"issue":"6","key":"e_1_3_2_1_10_1","first-page":"56","article-title":"How to Avoid Synchronization Problems","volume":"3","author":"Stoll P. A.","year":"1982","unstructured":"P. A. Stoll . How to Avoid Synchronization Problems . In VLSI Design , Vol. 3 , No. 6 , 1982 , pp. 56 -- 59 . P. A. Stoll. How to Avoid Synchronization Problems. In VLSI Design, Vol. 3, No. 6, 1982, pp. 56--59.","journal-title":"VLSI Design"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051359"},{"volume-title":"The National Technology Roadmap for Semiconductors: 1997 Edition","author":"Wilson L.","key":"e_1_3_2_1_12_1","unstructured":"L. Wilson , ed. The National Technology Roadmap for Semiconductors: 1997 Edition , Semiconductor Industry Association , San Jose , California. L. Wilson, ed. The National Technology Roadmap for Semiconductors: 1997 Edition, Semiconductor Industry Association, San Jose, California."}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723142","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723142"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":12,"alternative-id":["10.1145\/1723112.1723142","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723142","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}