{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:35:46Z","timestamp":1770284146522,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723152","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"229-238","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Degradation in FPGAs"],"prefix":"10.1145","author":[{"given":"Edward A.","family":"Stott","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Justin S.J.","family":"Wong","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Pete","family":"Sedcole","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207219008920318"},{"issue":"2","key":"e_1_3_2_1_2_1","article-title":"Hot-electron-induced MOSFET degradation -- model, monitor and improvement","volume":"32","author":"Hu C.","year":"1985","unstructured":"C. Hu Hot-electron-induced MOSFET degradation -- model, monitor and improvement . IEEE Trans. Electron Devices , 32 ( 2 ), Feb. 1985 . C. Hu et al. Hot-electron-induced MOSFET degradation -- model, monitor and improvement. IEEE Trans. Electron Devices, 32(2), Feb. 1985.","journal-title":"IEEE Trans. Electron Devices"},{"key":"e_1_3_2_1_3_1","unstructured":"ITRS. International technology roadmap for semiconductors. 2007.  ITRS. International technology roadmap for semiconductors. 2007."},{"issue":"1","key":"e_1_3_2_1_4_1","article-title":"Compact modeling of MOSFET wearout mechanisms for circuit reliability simulation","volume":"8","author":"Li X.","year":"2008","unstructured":"X. Li Compact modeling of MOSFET wearout mechanisms for circuit reliability simulation . IEEE Trans. Device Mat. Rel. , 8 ( 1 ), Mar. 2008 . X. Li et al. Compact modeling of MOSFET wearout mechanisms for circuit reliability simulation. IEEE Trans. Device Mat. Rel., 8(1), Mar. 2008.","journal-title":"IEEE Trans. Device Mat. Rel."},{"key":"e_1_3_2_1_5_1","volume-title":"FPGA lookup table with transmission gate structure for reliable low--voltage operation. US Patent No","author":"Pi T.","year":"2003","unstructured":"T. Pi and P. J. Crotty . FPGA lookup table with transmission gate structure for reliable low--voltage operation. US Patent No . 6667635, Dec. 2003 . T. Pi and P. J. Crotty. FPGA lookup table with transmission gate structure for reliable low--voltage operation. US Patent No. 6667635, Dec. 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629973"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762372"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156401001015"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723152","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723152"}},"subtitle":["measurement and modelling"],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":9,"alternative-id":["10.1145\/1723112.1723152","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723152","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}