{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:57Z","timestamp":1763467977641,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723153","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"239-248","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["On-line sensing for healthier FPGA systems"],"prefix":"10.1145","author":[{"given":"Kenneth M.","family":"Zick","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"35","volume-title":"Quality Electronic Design","author":"Ajami A.H.","year":"2003","unstructured":"A.H. Ajami , K. Banerjee , A. Mehrotra and M. Pedram , \" Analysis of IR-drop scaling with implications for deep submicron P\/G network designs,\" Int'l Symp . Quality Electronic Design , pp. 35 -- 40 , Mar. 2003 . A.H. Ajami, K. Banerjee, A. Mehrotra and M. Pedram, \"Analysis of IR-drop scaling with implications for deep submicron P\/G network designs,\" Int'l Symp. Quality Electronic Design, pp. 35--40, Mar. 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738726"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1133687"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.906073"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Field Programmable Logic and Applications","author":"Cheng L.","year":"2006","unstructured":"L. Cheng , J. Xiong , L. He and M. Hutton , \" FPGA performance optimization via chipwise placement considering process variations,\" Int'l Conf . Field Programmable Logic and Applications , pp. 1 -- 6 , Aug. 2006 . L. Cheng, J. Xiong, L. He and M. Hutton, \"FPGA performance optimization via chipwise placement considering process variations,\" Int'l Conf. Field Programmable Logic and Applications, pp. 1--6, Aug. 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.280803"},{"key":"e_1_3_2_1_7_1","volume-title":"May 23","author":"Conn R.","year":"2000","unstructured":"R. Conn Jr ., \"Method and apparatus for measuring localized temperatures on integrated circuits,\" U. S. Patent 6067508 , May 23 , 2000 . R. Conn Jr., \"Method and apparatus for measuring localized temperatures on integrated circuits,\" U.S. Patent 6067508, May 23, 2000."},{"key":"e_1_3_2_1_8_1","volume-title":"Feb. 11","author":"Fletcher J.","year":"1975","unstructured":"J. Fletcher , M. Perlman , W. Rousey and A. Messner , \" System for generating timing and control signals,\" U.S. Patent 3866022 , Feb. 11 , 1975 . J. Fletcher, M. Perlman, W. Rousey and A. Messner, \"System for generating timing and control signals,\" U.S. Patent 3866022, Feb. 11, 1975."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377684"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160976"},{"key":"e_1_3_2_1_11_1","first-page":"246","article-title":"Adaptive thermoregulation for applications on reconfigurable devices","author":"Jones P.H.","year":"2007","unstructured":"P.H. Jones , \" Adaptive thermoregulation for applications on reconfigurable devices ,\" Int'l Conf. on Field-Programmable Logic and Applications , pp. 246 -- 253 , Aug. 2007 . P.H. Jones et al., \"Adaptive thermoregulation for applications on reconfigurable devices,\" Int'l Conf. on Field-Programmable Logic and Applications, pp. 246--253, Aug. 2007.","journal-title":"Int'l Conf. on Field-Programmable Logic and Applications"},{"volume-title":"http:\/\/www.itrs.net","year":"2009","key":"e_1_3_2_1_12_1","unstructured":"International Technology Roadmap for Semiconductors , http:\/\/www.itrs.net , 2009 . International Technology Roadmap for Semiconductors, http:\/\/www.itrs.net, 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968292"},{"key":"e_1_3_2_1_14_1","volume-title":"Jun. 19","author":"Krishnamoorthy A.","year":"2007","unstructured":"A. Krishnamoorthy and A. Detofsky , \" Mapping variations in local temperature and local power supply voltage that are present during operation of an integrated circuit,\" U.S. Patent 7233163 , Jun. 19 , 2007 . A. Krishnamoorthy and A. Detofsky, \"Mapping variations in local temperature and local power supply voltage that are present during operation of an integrated circuit,\" U.S. Patent 7233163, Jun. 19, 2007."},{"key":"e_1_3_2_1_15_1","first-page":"280","volume-title":"Computer Design","author":"Kursun E.","year":"2008","unstructured":"E. Kursun and C. Cher , \" Variation-aware thermal characterization and management of multi-core architectures,\" Int'l Conf . Computer Design , pp. 280 -- 285 , Oct. 2008 . E. Kursun and C. Cher, \"Variation-aware thermal characterization and management of multi-core architectures,\" Int'l Conf. Computer Design, pp. 280--285, Oct. 2008."},{"key":"e_1_3_2_1_16_1","first-page":"727","article-title":"A method for temperature measurement on reconfigurable systems","author":"L\u00f3pez-Buedo S.","year":"1997","unstructured":"S. L\u00f3pez-Buedo and E. Boemo , \" A method for temperature measurement on reconfigurable systems ,\" Design of Circuit and Integrated Systems Conf. , pp. 727 -- 730 , Nov. 1997 . S. L\u00f3pez-Buedo and E. Boemo, \"A method for temperature measurement on reconfigurable systems,\" Design of Circuit and Integrated Systems Conf., pp. 727--730, Nov. 1997.","journal-title":"Design of Circuit and Integrated Systems Conf."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968293"},{"key":"e_1_3_2_1_18_1","first-page":"722","volume-title":"Computer Aided Design","author":"Mangalagiri P.","year":"2008","unstructured":"P. Mangalagiri , S. Bae , R. Krishnan , Y. Xie and V. Narayanan , \" Thermal-aware reliability analysis for platform FPGAs,\" Int'l Conf . Computer Aided Design , pp. 722 -- 727 , 2008 . P. Mangalagiri, S. Bae, R. Krishnan, Y. Xie and V. Narayanan, \"Thermal-aware reliability analysis for platform FPGAs,\" Int'l Conf. Computer Aided Design, pp. 722--727, 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915538"},{"key":"e_1_3_2_1_20_1","first-page":"334","volume-title":"A temperature and voltage measurement cell for VLSI circuits,\" Euro ASIC '91","author":"Qu\u00e9not G.M.","year":"1991","unstructured":"G.M. Qu\u00e9not , N. Paris and B. Zavidovique , \" A temperature and voltage measurement cell for VLSI circuits,\" Euro ASIC '91 , pp. 334 -- 338 , 1991 . G.M. Qu\u00e9not, N. Paris and B. Zavidovique, \"A temperature and voltage measurement cell for VLSI circuits,\" Euro ASIC '91, pp. 334--338, 1991."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508133"},{"key":"e_1_3_2_1_22_1","first-page":"97","volume-title":"Field Programmable Technology","author":"Sedcole P.","year":"2007","unstructured":"P. Sedcole and P. Cheung , \" Within-die delay variability in 90nm FPGAs and beyond,\" Int'l Conf . Field Programmable Technology , pp. 97 -- 104 , 2007 . P. Sedcole and P. Cheung, \"Within-die delay variability in 90nm FPGAs and beyond,\" Int'l Conf. Field Programmable Technology, pp. 97--104, 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.92"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233589"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Achieving multipurpose space imaging with the ARTEMIS reconfigurable payload processor","author":"Troxel I.A.","year":"2008","unstructured":"I.A. Troxel , M. Fehringer and M.T. Chenoweth , \" Achieving multipurpose space imaging with the ARTEMIS reconfigurable payload processor ,\" Aerospace Conf. , pp. 1 -- 8 , Mar. 2008 . I.A. Troxel, M. Fehringer and M.T. Chenoweth, \"Achieving multipurpose space imaging with the ARTEMIS reconfigurable payload processor,\" Aerospace Conf., pp. 1--8, Mar. 2008.","journal-title":"Aerospace Conf."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"e_1_3_2_1_28_1","first-page":"19","volume-title":"Computer-Aided Design","author":"Wong H.Y.","year":"2005","unstructured":"H.Y. Wong , L. Cheng , Y. Lin and L. He , \" FPGA device and architecture evaluation considering process variations,\" Int'l Conf . Computer-Aided Design , pp. 19 -- 24 , Nov. 2005 . H.Y. Wong, L. Cheng, Y. Lin and L. He, \"FPGA device and architecture evaluation considering process variations,\" Int'l Conf. Computer-Aided Design, pp. 19--24, Nov. 2005."},{"key":"e_1_3_2_1_29_1","first-page":"2074","volume-title":"Circuits and Systems","author":"Wu C.","year":"2008","unstructured":"C. Wu and D. Verma , \" A sensor placement algorithm for redundant covering based on Riesz energy minimization,\" Int'l Symp . Circuits and Systems , pp. 2074 -- 2077 , May 2008 . C. Wu and D. Verma, \"A sensor placement algorithm for redundant covering based on Riesz energy minimization,\" Int'l Symp. Circuits and Systems, pp. 2074--2077, May 2008."},{"key":"e_1_3_2_1_30_1","unstructured":"Xilinx Inc. \"Linear Feedback Shift Registers in Virtex Devices \" App. note XAPP210 (v1.3) Apr. 2007.  Xilinx Inc. \"Linear Feedback Shift Registers in Virtex Devices \" App. note XAPP210 (v1.3) Apr. 2007."},{"key":"e_1_3_2_1_31_1","unstructured":"Xilinx Inc. \"Xilinx UG192 Virtex-5 FPGA System Monitor User Guide.  Xilinx Inc. \"Xilinx UG192 Virtex-5 FPGA System Monitor User Guide."},{"key":"e_1_3_2_1_32_1","first-page":"243","article-title":"On-line characterization and reconfiguration for single event upset variations","author":"Zick K.M.","year":"2009","unstructured":"K.M. Zick and J.P. Hayes , \" On-line characterization and reconfiguration for single event upset variations ,\" Int'l On-Line Testing Symposium , pp. 243 -- 248 , June 2009 . K.M. Zick and J.P. Hayes, \"On-line characterization and reconfiguration for single event upset variations,\" Int'l On-Line Testing Symposium, pp. 243--248, June 2009.","journal-title":"Int'l On-Line Testing Symposium"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723153","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723153"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":32,"alternative-id":["10.1145\/1723112.1723153","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723153","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}