{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T03:30:29Z","timestamp":1777519829465,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723154","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"249-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Voter insertion algorithms for FPGA designs using triple modular redundancy"],"prefix":"10.1145","author":[{"given":"Jonathan M.","family":"Johnson","sequence":"first","affiliation":[{"name":"Brigham Young University Dept. of Electrical and Computer Engineering, Provo, UT, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Michael J.","family":"Wirthlin","sequence":"additional","affiliation":[{"name":"Brigham Young University Dept. of Electrical and Computer Engineering, Provo, UT, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Xilinx","author":"Ratter David","year":"2004","unstructured":"David Ratter . FPGAs on Mars. Technical report , Xilinx , August 2004 . XCell Journal #50. David Ratter. FPGAs on Mars. Technical report, Xilinx, August 2004. XCell Journal #50."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.22"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"Single-event upset mitigation selection guide","author":"Bridgford Brendan","year":"2008","unstructured":"Brendan Bridgford , Carl Carmichael , and Chen Wei Tseng . Single-event upset mitigation selection guide . Xilinx Application Note XAPP987 , 1 , 2008 . Brendan Bridgford, Carl Carmichael, and Chen Wei Tseng. Single-event upset mitigation selection guide. Xilinx Application Note XAPP987, 1, 2008.","journal-title":"Xilinx Application Note XAPP987"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the Military and Aerospace Programmable Logic Devices International Conference (MAPLD)","author":"Carmichael Carl","year":"1999","unstructured":"Carl Carmichael , Earl Fuller , Phil Blain , and Michael Caffrey . SEU mitigation techniques for Virtex FPGAs in space applications . In Proceedings of the Military and Aerospace Programmable Logic Devices International Conference (MAPLD) , Laurel, MD , September 1999 . Carl Carmichael, Earl Fuller, Phil Blain, and Michael Caffrey. SEU mitigation techniques for Virtex FPGAs in space applications. In Proceedings of the Military and Aerospace Programmable Logic Devices International Conference (MAPLD), Laurel, MD, September 1999."},{"key":"e_1_3_2_1_5_1","volume-title":"Triple module redundancy design techniques for Virtex FPGAs. Technical report","author":"Carmichael Carl","year":"2001","unstructured":"Carl Carmichael . Triple module redundancy design techniques for Virtex FPGAs. Technical report , Xilinx Corporation , November 1, 2001 . XAPP197 (v1.0). Carl Carmichael. Triple module redundancy design techniques for Virtex FPGAs. Technical report, Xilinx Corporation, November 1, 2001. XAPP197 (v1.0)."},{"key":"e_1_3_2_1_6_1","unstructured":"Xilinx TMRTool. Product Brief Xilinx Corporation 2006.  Xilinx TMRTool. Product Brief Xilinx Corporation 2006."},{"key":"e_1_3_2_1_7_1","volume-title":"XAPP216 (v1. 0)","author":"Carmichael C.","year":"2000","unstructured":"C. Carmichael , M. Caffrey , and A. Salazar . Correcting single-event upsets through Virtex partial configuration. Xilinx Application Notes , XAPP216 (v1. 0) , 2000 . C. Carmichael, M. Caffrey, and A. Salazar. Correcting single-event upsets through Virtex partial configuration. Xilinx Application Notes, XAPP216 (v1. 0), 2000."},{"key":"e_1_3_2_1_8_1","first-page":"275","volume-title":"Radiation and Its Effects on Components and Systems, 2001. 6th European Conference on","author":"Lima F.","year":"2001","unstructured":"F. Lima , C. Carmichael , J. Fabula , R. Padovani , R. Reis , X. Inc , and CA San Jose . A fault injection analysis of Virtex FPGA TMR design methodology . In Radiation and Its Effects on Components and Systems, 2001. 6th European Conference on , pages 275 -- 282 , 2001 F. Lima, C. Carmichael, J. Fabula, R. Padovani, R. Reis, X. Inc, and CA San Jose. A fault injection analysis of Virtex FPGA TMR design methodology. In Radiation and Its Effects on Components and Systems, 2001. 6th European Conference on, pages 275--282, 2001"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"},{"key":"e_1_3_2_1_10_1","article-title":"Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis","author":"Berg M.","year":"2008","unstructured":"M. Berg , C. Poivey , D. Petrick , D. Espinosa , A. Lesea , KA LaBel , M. Friendlich , H. Kim , and A. Phan . Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis . IEEE Transactions on Nuclear Science, 55(4 Part 1):2259--2266 , 2008 . M. Berg, C. Poivey, D. Petrick, D. Espinosa, A. Lesea, KA LaBel, M. Friendlich, H. Kim, and A. Phan. Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis. IEEE Transactions on Nuclear Science, 55(4 Part 1):2259--2266, 2008.","journal-title":"IEEE Transactions on Nuclear Science, 55(4 Part 1):2259--2266"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"e_1_3_2_1_12_1","volume-title":"Reducibility among combinatorial problems. Complexity of computer computations, 43:85--103","author":"Karp R.M.","year":"1972","unstructured":"R.M. Karp . Reducibility among combinatorial problems. Complexity of computer computations, 43:85--103 , 1972 . R.M. Karp. Reducibility among combinatorial problems. Complexity of computer computations, 43:85--103, 1972."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/PL00009191"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(93)90079-O"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/0898-1221(81)90008-0"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SWAT.1971.10"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723154","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723154"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":16,"alternative-id":["10.1145\/1723112.1723154","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723154","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}