{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:32:30Z","timestamp":1777487550845,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723158","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"273-282","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":61,"title":["Efficient FPGAs using nanoelectromechanical relays"],"prefix":"10.1145","author":[{"given":"Chen","family":"Chen","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Roozbeh","family":"Parsa","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Nishant","family":"Patil","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Soogine","family":"Chong","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Kerem","family":"Akarvardar","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"J","family":"Provine","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Jeff","family":"Watt","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]},{"given":"Roger T.","family":"Howe","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"299","volume-title":"Proc. Intl. Electron Dev. Meeting","author":"Akarvardar K.","year":"2007","unstructured":"Akarvardar , K. , et al., \"Design Considerations for Complementary Nanoelectromechanical Logic Gates,\" Proc. Intl. Electron Dev. Meeting , pp. 299 -- 302 , 2007 . Akarvardar, K., et al., \"Design Considerations for Complementary Nanoelectromechanical Logic Gates,\" Proc. Intl. Electron Dev. Meeting, pp. 299--302, 2007."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1149\/1.3118930"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2030751"},{"key":"e_1_3_2_1_4_1","unstructured":"\"40-nm Power Management and Advantages \" Altera 2008. \"40-nm Power Management and Advantages \" Altera 2008."},{"key":"e_1_3_2_1_5_1","unstructured":"\"Quartus II University Interface Program \" Altera www.altera.com\/education\/univ\/research\/unv--quip.html \"Quartus II University Interface Program \" Altera www.altera.com\/education\/univ\/research\/unv--quip.html"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"et. al, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers","author":"Betz V.","year":"1999","unstructured":"Betz , V. , et. al, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers , 1999 . Betz, V., et. al, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers, 1999."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2008.928710"},{"key":"e_1_3_2_1_9_1","first-page":"750","volume-title":"Proc. Intl. Conf. CAD","author":"Chen F.","year":"2008","unstructured":"Chen , F. , et al., \"Integrated Circuit Design with NEM Relays , \" Proc. Intl. Conf. CAD , pp. 750 -- 757 , Nov. 2008 . Chen, F., et al., \"Integrated Circuit Design with NEM Relays,\" Proc. Intl. Conf. CAD, pp. 750--757, Nov. 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0105-x"},{"key":"e_1_3_2_1_11_1","first-page":"603","volume-title":"Proc. Intl. Electron Dev. Meeting","author":"Choi W.Y.","year":"2007","unstructured":"Choi , W.Y. , et al., \"Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3 D Integration , \" Proc. Intl. Electron Dev. Meeting , pp. 603 -- 606 , 2007 . Choi, W.Y., et al., \"Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D Integration,\" Proc. Intl. Electron Dev. Meeting, pp. 603--606, 2007."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"e_1_3_2_1_13_1","unstructured":"http:\/\/www.comsol.com\/ http:\/\/www.comsol.com\/"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278559"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MMW.2004.1380277","article-title":"RF MEMS for Ubiquitous Wireless Connectivity: Part 1-Fabrication","author":"De Los Santos H. J.","year":"2004","unstructured":"De Los Santos , H. J. , et al. , \" RF MEMS for Ubiquitous Wireless Connectivity: Part 1-Fabrication ,\" IEEE Microwave Magazine , pp. 36 -- 49 , Dec. 2004 . De Los Santos, H. J., et al., \"RF MEMS for Ubiquitous Wireless Connectivity: Part 1-Fabrication,\" IEEE Microwave Magazine, pp. 36--49, Dec. 2004.","journal-title":"IEEE Microwave Magazine"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Proc. Intl. Conf. Nano-Networks and Workshops","author":"Gojman B.","year":"2006","unstructured":"Gojman , B. , et al., \"3 D Nanowire-Based Programmable Logic,\" Proc. Intl. Conf. Nano-Networks and Workshops , pp. 1 -- 5 , 2006 . Gojman, B., et al., \"3D Nanowire-Based Programmable Logic,\" Proc. Intl. Conf. Nano-Networks and Workshops, pp. 1--5, 2006."},{"key":"e_1_3_2_1_17_1","unstructured":"ITRS Report Executive Summary 2007. ITRS Report Executive Summary 2007."},{"key":"e_1_3_2_1_18_1","first-page":"789","volume-title":"Proc. Intl Conf. Micro Electro Mechanical Systems (MEMS)","author":"Jahnes C. V.","year":"2004","unstructured":"Jahnes , C. V. , et al., \"Simultaneous Fabrication of RF MEMS Switches and Resonators using Copper-based CMOS Interconnect Manufacturing Methods , \" Proc. Intl Conf. Micro Electro Mechanical Systems (MEMS) , pp. 789 -- 792 , 2004 . Jahnes, C. V., et al., \"Simultaneous Fabrication of RF MEMS Switches and Resonators using Copper-based CMOS Interconnect Manufacturing Methods,\" Proc. Intl Conf. Micro Electro Mechanical Systems (MEMS), pp. 789--792, 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2892659"},{"key":"e_1_3_2_1_20_1","volume-title":"Small Gear Publishing","author":"Kaajakari MEMS","year":"2009","unstructured":"V. Kaajakari , Practical MEMS , Small Gear Publishing , 2009 . V. Kaajakari, Practical MEMS, Small Gear Publishing, 2009."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344695"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2014190"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. Intl. Electron Dev. Meeting","author":"Lee J.","year":"2009","unstructured":"Lee , J. - O. , , \"3- Terminal Nanoelectromechanical Switching Device in Insulating Liquid Media for Low Voltage Operation and Reliability Improvement,\" Proc. Intl. Electron Dev. Meeting , Paper 9.5, 2009 . Lee, J.-O., et al., \"3-Terminal Nanoelectromechanical Switching Device in Insulating Liquid Media for Low Voltage Operation and Reliability Improvement,\" Proc. Intl. Electron Dev. Meeting, Paper 9.5, 2009."},{"key":"e_1_3_2_1_25_1","first-page":"41","volume-title":"Proc. Intl. Conf. Field-Programmable Technology","author":"Lemieux G.","year":"2004","unstructured":"Lemieux , G. , et al., \"Directional and Single-Driver Wires in FPGA Interconnect , \" Proc. Intl. Conf. Field-Programmable Technology , pp. 41 -- 48 , 2004 . Lemieux, G., et al., \"Directional and Single-Driver Wires in FPGA Interconnect,\" Proc. Intl. Conf. Field-Programmable Technology, pp. 41--48, 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611821"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. Intl. Electron Dev. Meeting","author":"Nathanael R.","year":"2009","unstructured":"Nathanael , R. , et al., \"4-Terminal Relay Technology for Complementary Logic,\" Proc. Intl. Electron Dev. Meeting , Paper 9.4, 2009 . Nathanael, R., et al., \"4-Terminal Relay Technology for Complementary Logic,\" Proc. Intl. Electron Dev. Meeting, Paper 9.4, 2009."},{"key":"e_1_3_2_1_29_1","first-page":"3161861","article-title":"Magnetic Core Memory","author":"Olsen K.H.","year":"1964","unstructured":"Olsen , K.H. , et al. , \" Magnetic Core Memory ,\" U.S. Patent 3161861 , 1964 . Olsen, K.H., et al., \"Magnetic Core Memory,\" U.S. Patent 3161861, 1964.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_30_1","first-page":"230","volume-title":"Proc. Intl. Workshop Logic and Synthesis","author":"Pistorius J.","year":"2007","unstructured":"Pistorius , J. , et al., \"Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs,\" Proc. Intl. Workshop Logic and Synthesis pp. 230 -- 237 , 2007 Pistorius, J., et al., \"Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs,\" Proc. Intl. Workshop Logic and Synthesis pp. 230--237, 2007"},{"key":"e_1_3_2_1_31_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm http:\/\/www.eas.asu.edu\/~ptm"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120987"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543444"},{"key":"e_1_3_2_1_34_1","first-page":"184","volume-title":"Proc. IEEE Holm Conf. Electrical Contacts","author":"Timsit R.S.","year":"2004","unstructured":"Timsit , R.S. , \"Electrical Conduction through Small Contact Spots,\" Proc. IEEE Holm Conf. Electrical Contacts , pp. 184 -- 191 , 2004 . Timsit, R.S., \"Electrical Conduction through Small Contact Spots,\" Proc. IEEE Holm Conf. Electrical Contacts, pp. 184--191, 2004."},{"key":"e_1_3_2_1_35_1","first-page":"57","volume-title":"Custom Integrated Circuits Conf.","author":"Tuan T.","year":"2003","unstructured":"Tuan , T. , et. al, \"Leakage Power Analysis of a 90nm FPGA,\" Proc . Custom Integrated Circuits Conf. , pp. 57 -- 60 , 2003 . Tuan, T., et. al, \"Leakage Power Analysis of a 90nm FPGA,\" Proc. Custom Integrated Circuits Conf., pp. 57--60, 2003."},{"key":"e_1_3_2_1_36_1","unstructured":"\"Power Consumption at 40 and 45nm \" Xilinx 2009. \"Power Consumption at 40 and 45nm \" Xilinx 2009."},{"key":"e_1_3_2_1_37_1","unstructured":"Xilinx Inc. Virtex--6 Family Overview Xilinx www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf Xilinx Inc. Virtex--6 Family Overview Xilinx www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283785"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723158","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1723112.1723158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723158"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":39,"alternative-id":["10.1145\/1723112.1723158","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723158","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}