{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:00Z","timestamp":1750307580912,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723160","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"283-283","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)"],"prefix":"10.1145","author":[{"given":"Huandong","family":"Wang","sequence":"first","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Xiang","family":"Gao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Yunji","family":"Chen","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Dan","family":"Tang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Weiwu","family":"Hu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"HyperTransport Technology Consortium. HyperTransport I\/O Link Specification Revision 1.03. 2001.  HyperTransport Technology Consortium. HyperTransport I\/O Link Specification Revision 1.03. 2001."},{"key":"e_1_3_2_1_2_1","unstructured":"HyperTransport Technology Consortium. HyperTransport I\/O Link Specification Revision 3.00a. 2006.  HyperTransport Technology Consortium. HyperTransport I\/O Link Specification Revision 3.00a. 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Corporation. \"Intel Xeon Processor 7400 Series Datasheet\". October 2008.  Intel Corporation. \"Intel Xeon Processor 7400 Series Datasheet\". October 2008."},{"key":"e_1_3_2_1_5_1","unstructured":"Cadence Design Systems. \"Xtreme server\". 2005. DOI=http:\/\/www.cadence.co.in\/products\/functionalver\/xtremeserver\/index.aspx  Cadence Design Systems. \"Xtreme server\". 2005. DOI=http:\/\/www.cadence.co.in\/products\/functionalver\/xtremeserver\/index.aspx"},{"key":"e_1_3_2_1_6_1","first-page":"68","volume-title":"Krupnova and Gabriele Saucier. FPGA-based Emulation: Industrial and Custom Prototyping Solutions. In Proceedings of International Conference of Field-Programmable Logic Applications.","author":"Helena","year":"2000","unstructured":"Helena Krupnova and Gabriele Saucier. FPGA-based Emulation: Industrial and Custom Prototyping Solutions. In Proceedings of International Conference of Field-Programmable Logic Applications. August 2000 , pp. 68 -- 77 . Helena Krupnova and Gabriele Saucier. FPGA-based Emulation: Industrial and Custom Prototyping Solutions. In Proceedings of International Conference of Field-Programmable Logic Applications. August 2000, pp. 68--77."},{"key":"e_1_3_2_1_7_1","unstructured":"Cadence Design Systems. \"Palladium accelerator\/emulator\". 2003. DOI=http:\/\/www.cadence.com\/products\/functionalver\/palladium\/index.aspx.  Cadence Design Systems. \"Palladium accelerator\/emulator\". 2003. DOI=http:\/\/www.cadence.com\/products\/functionalver\/palladium\/index.aspx."},{"key":"e_1_3_2_1_8_1","volume-title":"with Mixed-Signal SoC Applications (set 3)","author":"Zulaica Peter","year":"2010","unstructured":"Ateshian, Peter and Zulaica , Daniel. \" ARM Synthesizable Design with Actel FPG As : with Mixed-Signal SoC Applications (set 3) \". 2010 . Ateshian, Peter and Zulaica, Daniel. \"ARM Synthesizable Design with Actel FPGAs: with Mixed-Signal SoC Applications (set 3)\". 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391497"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 3rd Workshop on Architectural Research Prototyping.","author":"Tan Zhangxi","year":"2008","unstructured":"Zhangxi Tan , Krste Asanovic and David Patterson . An FPGA Host-Multithreaded Functional Model for SPARC v8 . In Proceedings of the 3rd Workshop on Architectural Research Prototyping. 2008 . Zhangxi Tan, Krste Asanovic and David Patterson. An FPGA Host-Multithreaded Functional Model for SPARC v8. In Proceedings of the 3rd Workshop on Architectural Research Prototyping. 2008."},{"key":"e_1_3_2_1_11_1","first-page":"288","volume-title":"Wunderlich and James C. Hoe. In-system FPGA Prototyping of An Itanium Microarchitecture. ICCD 2004: In Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.","author":"Roland","year":"2004","unstructured":"Roland E. Wunderlich and James C. Hoe. In-system FPGA Prototyping of An Itanium Microarchitecture. ICCD 2004: In Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2004 , pp. 288 - 294 . Roland E. Wunderlich and James C. Hoe. In-system FPGA Prototyping of An Itanium Microarchitecture. ICCD 2004: In Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2004, pp. 288-294."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2007.912411"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-005-0243-6"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.30"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-007-9000-3"},{"key":"e_1_3_2_1_19_1","volume-title":"MIPS64\u00ae Architecture For Programmers Volume I: Introduction to the MIPS64\u00ae Architecture","author":"MIPS","year":"2008","unstructured":"MIPS technology. MIPS64\u00ae Architecture For Programmers Volume I: Introduction to the MIPS64\u00ae Architecture . 2008 . MIPS technology. MIPS64\u00ae Architecture For Programmers Volume I: Introduction to the MIPS64\u00ae Architecture. 2008."},{"volume-title":"AMBA\u00ae AXI Protocol v1.0 Specification","year":"2004","key":"e_1_3_2_1_20_1","unstructured":"ARM\u00ae. AMBA\u00ae AXI Protocol v1.0 Specification . 2004 . ARM\u00ae. AMBA\u00ae AXI Protocol v1.0 Specification. 2004."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2009.46"},{"key":"e_1_3_2_1_22_1","first-page":"463","volume-title":"Proceeding of HPCN'99","author":"Hu Weiwu","year":"1999","unstructured":"Weiwu Hu , Weisong Shi and Zhimin Tang . JIAJIA : An SVM System Based on a New Cache Coherence Protocol . In Proceeding of HPCN'99 , 1999 , pp. 463 -- 472 . Weiwu Hu, Weisong Shi and Zhimin Tang. JIAJIA: An SVM System Based on a New Cache Coherence Protocol. In Proceeding of HPCN'99, 1999, pp. 463--472."},{"key":"e_1_3_2_1_23_1","unstructured":"Xilinx. \"Virtex-5 Multi-Platform FPGAs\". DOI=http:\/\/www.xilinx.com\/products\/virtex5\/  Xilinx. \"Virtex-5 Multi-Platform FPGAs\". DOI=http:\/\/www.xilinx.com\/products\/virtex5\/"},{"key":"e_1_3_2_1_24_1","unstructured":"Synplicity Inc. \"Certify\". DOI=http:\/\/www.synplicity.com\/products\/certify\/  Synplicity Inc. \"Certify\". DOI=http:\/\/www.synplicity.com\/products\/certify\/"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216926"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.706037"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723160","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723160"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":26,"alternative-id":["10.1145\/1723112.1723160","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723160","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}