{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581796,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723173","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"287-287","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Reconfigurable custom floating-point instructions (abstract only)"],"prefix":"10.1145","author":[{"given":"Zhanpeng","family":"Jin","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Richard Neil","family":"Pittman","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA, USA"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Alessandro","family":"Forin","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, PA, USA"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912041"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.386220"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508155"},{"key":"e_1_3_2_1_6_1","volume-title":"Microsoft Research","author":"Davis J. D.","year":"2009","unstructured":"Davis , J. D. , Thacker , C. P. , and Cheng , C . BEE3: Revitalizing Computer Architecture Research. MSR-TR-2009-45 , Microsoft Research , Redmond, WA , 2009 . Davis, J. D., Thacker, C. P., and Cheng, C. BEE3: Revitalizing Computer Architecture Research. MSR-TR-2009-45, Microsoft Research, Redmond, WA, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-18991-2_27"},{"key":"e_1_3_2_1_8_1","volume-title":"Morgan Kaufmann","author":"Ercegovac M. D.","year":"2004","unstructured":"Ercegovac , M. D. and Lang , T . Digital Arithmetic . Morgan Kaufmann , San Francisco, CA , 2004 . Ercegovac, M. D. and Lang, T. Digital Arithmetic. Morgan Kaufmann, San Francisco, CA, 2004."},{"key":"e_1_3_2_1_9_1","volume-title":"Advanced Computer Arithmetic Design","author":"Flynn M. J.","year":"2001","unstructured":"Flynn , M. J. and Oberman , S. F . Advanced Computer Arithmetic Design . Wiley-Interscience , Malden, MA , 2001 . Flynn, M. J. and Oberman, S. F. Advanced Computer Arithmetic Design. Wiley-Interscience, Malden, MA, 2001."},{"key":"e_1_3_2_1_10_1","volume-title":"Microsoft Research","author":"Forin A.","year":"2006","unstructured":"Forin , A. , Neekzad , B. , and Lynch , N. L . Giano: The Two-Headed System Simulator. MSR-TR-2006-130 , Microsoft Research , Redmond, WA , 2006 . Forin, A., Neekzad, B., and Lynch, N. L. Giano: The Two-Headed System Simulator. MSR-TR-2006-130, Microsoft Research, Redmond, WA, 2006."},{"key":"e_1_3_2_1_11_1","unstructured":"Hauser J. SoftFloat. Available: http:\/\/www.jhauser.us\/arithmetic\/SoftFloat.html.  Hauser J. SoftFloat. Available: http:\/\/www.jhauser.us\/arithmetic\/SoftFloat.html."},{"key":"e_1_3_2_1_12_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2006","unstructured":"Hennessy , J. L. and Patterson , D. A . Computer Architecture: A Quantitative Approach . Morgan Kaufmann , San Francisco, CA , 2006 . Hennessy, J. L. and Patterson, D. A. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco, CA, 2006."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.64"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006616"},{"volume-title":"IEEE Standard for Binary Floating-Point Arithmetic","year":"1985","key":"e_1_3_2_1_15_1","unstructured":"IEEE STD 754-1985. IEEE Standard for Binary Floating-Point Arithmetic . IEEE Computer Society . 1985 . IEEE STD 754-1985. IEEE Standard for Binary Floating-Point Arithmetic. IEEE Computer Society. 1985."},{"volume-title":"IEEE Standard for Floating-Point Arithmetic","year":"2008","key":"e_1_3_2_1_16_1","unstructured":"IEEE STD 754-2008. IEEE Standard for Floating-Point Arithmetic . IEEE Computer Society . 2008 . IEEE STD 754-2008. IEEE Standard for Floating-Point Arithmetic. IEEE Computer Society. 2008."},{"key":"e_1_3_2_1_17_1","volume-title":"MIPS RISC Architecture","author":"Kane G.","year":"1992","unstructured":"Kane , G. and Heinrich , J . MIPS RISC Architecture . Prentice Hall PTR , Upper Saddle River, NJ, 1992 . Kane, G. and Heinrich, J. MIPS RISC Architecture. Prentice Hall PTR, Upper Saddle River, NJ, 1992."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2006.329238"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131355.1131404"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025833"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.54"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.32"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.565590"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/376366"},{"key":"e_1_3_2_1_26_1","volume-title":"A Dynamically Extensible Processor.","author":"Pittman R. N.","year":"2006","unstructured":"Pittman , R. N. , Lynch , N. L. , and Forin , A . eMIPS , A Dynamically Extensible Processor. 2006 , MSR-TR-2006-143, Microsoft Research, Redmond, WA, Code available at http:\/\/research.microsoft.com\/en-us\/projects\/emips. Pittman, R. N., Lynch, N. L., and Forin, A. eMIPS, A Dynamically Extensible Processor. 2006, MSR-TR-2006-143, Microsoft Research, Redmond, WA, Code available at http:\/\/research.microsoft.com\/en-us\/projects\/emips."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Sahin S. Kavak A. Becerikli Y. and Demiray H. E. Implementation of Floating-Point Arithmetics using an FPGA. Mathematical Methods in Eng. (2007) 445--453.  Sahin S. Kavak A. Becerikli Y. and Demiray H. E. Implementation of Floating-Point Arithmetics using an FPGA. Mathematical Methods in Eng. (2007) 445--453.","DOI":"10.1007\/978-1-4020-5678-9_39"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.57039"},{"key":"e_1_3_2_1_29_1","volume-title":"Microsoft Research","author":"Sekar A.","year":"2008","unstructured":"Sekar , A. and Forin , A . Automatic Generation of Interrupt-Aware Hardware Accelerators with the M2V Compiler. MSR-TR-2008-110 , Microsoft Research , Redmond, WA , 2008 . Sekar, A. and Forin, A. Automatic Generation of Interrupt-Aware Hardware Accelerators with the M2V Compiler. MSR-TR-2008-110, Microsoft Research, Redmond, WA, 2008."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/874060.875388"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.11"},{"key":"e_1_3_2_1_34_1","volume-title":"UG193(v3.3).","author":"INC.","year":"2009","unstructured":"XILINX INC. Virtex-5 FPGA XtremeDSP Design Considerations User Guide , UG193(v3.3). 2009 . XILINX INC. Virtex-5 FPGA XtremeDSP Design Considerations User Guide, UG193(v3.3). 2009."},{"key":"e_1_3_2_1_35_1","volume-title":"UG073 (v2.7).","author":"INC.","year":"2008","unstructured":"XILINX INC. XtremeDSP for Virtex-4 FPGAs User Guide , UG073 (v2.7). 2008 . XILINX INC. XtremeDSP for Virtex-4 FPGAs User Guide, UG073 (v2.7). 2008."}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723173","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:15Z","timestamp":1750250475000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723173"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":35,"alternative-id":["10.1145\/1723112.1723173","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723173","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}