{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581463,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723183","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"290-290","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)"],"prefix":"10.1145","author":[{"given":"Julien","family":"Lamoureux","sequence":"first","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Scott","family":"Miller","sequence":"additional","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Mihai","family":"Sima","sequence":"additional","affiliation":[{"name":"University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Computer Arithmetic Algorithms","author":"Koren I.","year":"2001","unstructured":"I. Koren , Computer Arithmetic Algorithms , 2 nd edition., A K Peters Ltd ., 2001 . I. Koren, Computer Arithmetic Algorithms, 2nd edition., A K Peters Ltd., 2001.","edition":"2"},{"key":"e_1_3_2_1_2_1","volume-title":"Elementary Functions: Algorithms and Implementation","author":"Muller J.-M.","year":"2005","unstructured":"J.-M. Muller , Elementary Functions: Algorithms and Implementation , 2 nd edition., Birkhauser Boston , 2005 . J.-M. Muller, Elementary Functions: Algorithms and Implementation, 2nd edition., Birkhauser Boston, 2005.","edition":"2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020205217934"},{"key":"e_1_3_2_1_5_1","first-page":"535","volume-title":"Intl. Conf. on Field-Programmable Logic and Applications (FPL)","author":"Angarita F.","year":"2005","unstructured":"F. Angarita , A. Perez-Pascual , T. Sansaloni , J. Vails , Efficient FPGA Implementation of Cordic Algorithm for Circular and Linear Coordinates , Intl. Conf. on Field-Programmable Logic and Applications (FPL) , pp. 535 -- 538 , 2005 . F. Angarita, A.Perez-Pascual, T. Sansaloni, J. Vails, Efficient FPGA Implementation of Cordic Algorithm for Circular and Linear Coordinates, Intl. Conf. on Field-Programmable Logic and Applications (FPL), pp. 535--538, 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2008.14"},{"key":"e_1_3_2_1_7_1","first-page":"249","author":"Xilinx Inc.","year":"2009","unstructured":"Xilinx Inc. , Logi CORE CORDIC v4.0 , Datasheet 249 , 2009 . Xilinx Inc., LogiCORE CORDIC v4.0, Datasheet 249, 2009.","journal-title":"Datasheet"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-9762-9"},{"key":"e_1_3_2_1_10_1","first-page":"126","volume-title":"Workshop on Field Programmable Logic and Applications (FPL)","author":"Ebeling C.","year":"1996","unstructured":"C. Ebeling , D. C. Cronquist , and P. Franklin , RaPiD -- Reconfigurable Pipelined Datapath, in the Intl . Workshop on Field Programmable Logic and Applications (FPL) , pp. 126 -- 135 , 1996 . C. Ebeling, D. C. Cronquist, and P. Franklin, RaPiD -- Reconfigurable Pipelined Datapath, in the Intl. Workshop on Field Programmable Logic and Applications (FPL), pp. 126--135, 1996."},{"key":"e_1_3_2_1_11_1","volume-title":"Xilinx Incorporated Application Note XAPP195","author":"Gigliotti P.","year":"2004","unstructured":"P. Gigliotti , Implementing Barrel Shifters Using Multipliers , Xilinx Incorporated Application Note XAPP195 , 2004 . P. Gigliotti, Implementing Barrel Shifters Using Multipliers, Xilinx Incorporated Application Note XAPP195, 2004."},{"key":"e_1_3_2_1_12_1","first-page":"49","volume-title":"Conf. on Field-Programmable Technology (ICFPT)","author":"Sima M.","year":"2008","unstructured":"M. Sima , M. McGuire , and S. Miller , Reconfigurable Array for Transcendental Functions Calculation, in the Proc. of the IEEE Intl . Conf. on Field-Programmable Technology (ICFPT) , pp. 49 -- 56 , 2008 . M. Sima, M. McGuire, and S. Miller, Reconfigurable Array for Transcendental Functions Calculation, in the Proc. of the IEEE Intl. Conf. on Field-Programmable Technology (ICFPT), pp. 49--56, 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Stratix IV Device Handbook Vol","author":"Altera Corp.","year":"2009","unstructured":"Altera Corp. , Stratix IV Device Handbook Vol 4, June 2009 . Altera Corp., Stratix IV Device Handbook Vol 4, June 2009."},{"key":"e_1_3_2_1_14_1","volume-title":"Sept.","author":"Xilinx Inc.","year":"2009","unstructured":"Xilinx Inc. , Virtex-5 FPGA User Guide , Sept. 2009 . Xilinx Inc., Virtex-5 FPGA User Guide, Sept. 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008061701575"},{"key":"e_1_3_2_1_16_1","unstructured":"Xilinx Inc. Constraints Guide v8.2.2.  Xilinx Inc. Constraints Guide v8.2.2."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz V.","year":"1999","unstructured":"V. Betz ., J. Rose , A. Marquardt , Architecture and CAD for Deep-Submicron FPGAs , Kluwer Academic Publishers , 1999 . V. Betz., J. Rose, A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999."},{"issue":"2","key":"e_1_3_2_1_18_1","first-page":"119","volume":"4","author":"Hossein M.","year":"2009","unstructured":"M. Hossein , R.F Mirzaee , Two New Low-Power and High-Performance Full Adders , Journal of Computers , vol. 4 , no. 2 , pp. 119 -- 126 , 2009 . M. Hossein, R.F Mirzaee, Two New Low-Power and High-Performance Full Adders, Journal of Computers, vol. 4, no. 2, pp. 119--126, 2009.","journal-title":"Journal of Computers"}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723183","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:16Z","timestamp":1750250476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723183"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":18,"alternative-id":["10.1145\/1723112.1723183","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723183","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}