{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:01Z","timestamp":1750307581356,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,21]],"date-time":"2010-02-21T00:00:00Z","timestamp":1266710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,21]]},"DOI":"10.1145\/1723112.1723184","type":"proceedings-article","created":{"date-parts":[[2010,2,23]],"date-time":"2010-02-23T15:35:30Z","timestamp":1266939330000},"page":"290-290","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DRAM-based FPGA enabled by three-dimensional (3d) memory stacking (abstract only)"],"prefix":"10.1145","author":[{"given":"Yangyang","family":"Pan","sequence":"first","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121015"},{"key":"e_1_3_2_1_4_1","unstructured":"CACTI\n  : An integrated cache and memory access time cycle time area leakage and dynamic power model. http:\/\/www.hpl.hp.com\/research\/cacti\/.  CACTI: An integrated cache and memory access time cycle time area leakage and dynamic power model. http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508205"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873616"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234303"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296530"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"e_1_3_2_1_12_1","unstructured":"International Technology Roadmap for Semiconductors. In http:\/\/www.itrs.net\/.  International Technology Roadmap for Semiconductors. In http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_13_1","first-page":"228","volume-title":"Proc. of Symposium on VLSI Technology","author":"Jung S.-M.","year":"2004","unstructured":"S.-M. Jung , J. Jang , W. Cho , J. Moon , and K. Kwak . The Revolutionary and Truly 3-Dimensional 25F2 SRAM Technology with the Smallest S3 (Stacked Single-Crystal Si) cell, 0.16um2, and SSTFT (Stacked Single-Crystal Thin Film Transistor) for Ultra High Density SRAM . In Proc. of Symposium on VLSI Technology , pages 228 -- 229 , June 2004 . S.-M. Jung, J. Jang, W. Cho, J. Moon, and K. Kwak. The Revolutionary and Truly 3-Dimensional 25F2 SRAM Technology with the Smallest S3 (Stacked Single-Crystal Si) cell, 0.16um2, and SSTFT (Stacked Single-Crystal Thin Film Transistor) for Ultra High Density SRAM. In Proc. of Symposium on VLSI Technology, pages 228--229, June 2004."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"e_1_3_2_1_15_1","first-page":"18","volume":"97","year":"2009","unstructured":"J.-Q . Lu. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems. Proceedings of the IEEE , 97 : 18 -- 30 , Jan. 2009 . J.-Q. Lu. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems. Proceedings of the IEEE, 97:18--30, Jan. 2009.","journal-title":"Lu. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems. Proceedings of the IEEE"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.137"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"e_1_3_2_1_19_1","unstructured":"P. T. Model. http:\/\/www.eas.asu.edu\/~ptm.  P. T. Model. http:\/\/www.eas.asu.edu\/~ptm."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"e_1_3_2_1_21_1","first-page":"177","article-title":"Three dimensional processor using transderred thin film circuits","volume":"08","author":"Zavracky P.","year":"1997","unstructured":"P. Zavracky , M. Zavracky , D.P. Vu , and B. Dingle . Three dimensional processor using transderred thin film circuits . U.S. Patent Application 08-531 - 177 , 1997 . P. Zavracky, M. Zavracky, D.P. Vu, and B. Dingle. Three dimensional processor using transderred thin film circuits. U.S. Patent Application 08-531-177, 1997.","journal-title":"U.S. Patent Application"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531603"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402472"},{"key":"e_1_3_2_1_25_1","article-title":"Embedded Dram: Technology platform for the Blue Gene\/L chip","volume":"25","author":"S.S.","year":"2005","unstructured":"S.S. lye, J. J.E. Barth , P.C. Norum , J.P. Rice , L.R. Logan , and D. Hoyniakr . Embedded Dram: Technology platform for the Blue Gene\/L chip . IBM Journal of Research and Development , 25 , May 2005 . S.S. lye, J. J.E. Barth, P.C. Norum, J.P. Rice, L.R. Logan, and D. Hoyniakr. Embedded Dram: Technology platform for the Blue Gene\/L chip. IBM Journal of Research and Development, 25, May 2005.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz V.","year":"1999","unstructured":"V. Betz , J. Rose , and A. Marquardt . Architecture and CAD for Deep-Submicron FPGAs . Norwell ,MA:Kluwer, 1999 . V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Norwell,MA:Kluwer, 1999."},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"Proc. of International Electron Devices Meeting (IEDM)","author":"Wang G.","year":"2006","unstructured":"G. Wang , K. C. H. Ho , J. Faltermeier , W. Kong , H. Kim , and J. Cai . A 0.127um2 High Performance 65nm SOI Based embedded DRAM for on-Processor Applications . In Proc. of International Electron Devices Meeting (IEDM) , pages 1 -- 4 , Dec. 2006 . G. Wang, K. C. H. Ho, J. Faltermeier, W. Kong, H. Kim, and J. Cai. A 0.127um2 High Performance 65nm SOI Based embedded DRAM for on-Processor Applications. In Proc. of International Electron Devices Meeting (IEDM), pages 1--4, Dec. 2006."},{"key":"e_1_3_2_1_29_1","volume-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"Yang S.","year":"1991","unstructured":"S. Yang . Logic synthesis and optimization benchmarks user guide version 3.0 , 1991 . S. Yang. Logic synthesis and optimization benchmarks user guide version 3.0, 1991."}],"event":{"name":"FPGA '10: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '10"},"container-title":["Proceedings of the 18th annual ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723184","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:16Z","timestamp":1750250476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1723112.1723184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,21]]},"references-count":28,"alternative-id":["10.1145\/1723112.1723184","10.1145\/1723112"],"URL":"https:\/\/doi.org\/10.1145\/1723112.1723184","relation":{},"subject":[],"published":{"date-parts":[[2010,2,21]]},"assertion":[{"value":"2010-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}