{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:52:11Z","timestamp":1774965131418,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,3,13]],"date-time":"2010-03-13T00:00:00Z","timestamp":1268438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,3,13]]},"DOI":"10.1145\/1736020.1736045","type":"proceedings-article","created":{"date-parts":[[2010,3,16]],"date-time":"2010-03-16T15:27:05Z","timestamp":1268753225000},"page":"219-230","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":100,"title":["Micro-pages"],"prefix":"10.1145","author":[{"given":"Kshitij","family":"Sudan","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Nellans","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manu","family":"Awasthi","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Al","family":"Davis","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"STREAM -- Sustainable Memory Bandwidth in High Performance Computers. http:\/\/www.cs.virginia.edu\/stream\/.  STREAM -- Sustainable Memory Bandwidth in High Performance Computers. http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Virtutech Simics Full System Simulator. http:\/\/www.virtutech.com.  Virtutech Simics Full System Simulator. http:\/\/www.virtutech.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Java Server Benchmark 2005. Available at http:\/\/www.spec.org\/jbb2005\/.  Java Server Benchmark 2005. Available at http:\/\/www.spec.org\/jbb2005\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_5_1","volume-title":"EECS Department","author":"Asanovic K.","year":"2006","unstructured":"K. Asanovic and et. al. The Landscape of Parallel Computing Research: A View from Berkeley. Technical report , EECS Department , University of California , Berkeley , 2006 . K. Asanovic and et. al. The Landscape of Parallel Computing Research: A View from Berkeley. Technical report, EECS Department, University of California, Berkeley, 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"issue":"3","key":"e_1_3_2_1_7_1","first-page":"63","volume":"5","author":"Bailey D.","unstructured":"D. Bailey , E. Barszcz , J. Barton , D. Browning , R. Carter , D. Dagum , R. Fatoohi , P. Frederickson , T. Lasinski , R. Schreiber , H. Simon , V. Venkatakrishnan , and S. K. Weeratunga . The NAS Parallel Benchmarks. International Journal of Supercomputer Applications , 5 ( 3 ): 63 .73, Fall 1991. D. Bailey, E. Barszcz, J. Barton, D. Browning, R. Carter, D. Dagum, R. Fatoohi, P. Frederickson, T. Lasinski, R. Schreiber, H. Simon, V. Venkatakrishnan, and S. K. Weeratunga. The NAS Parallel Benchmarks. International Journal of Supercomputer Applications, 5(3): 63.73, Fall 1991.","journal-title":"The NAS Parallel Benchmarks. International Journal of Supercomputer Applications"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643608"},{"key":"e_1_3_2_1_9_1","volume-title":"Department of Computer Science","author":"Benia C.","year":"2008","unstructured":"C. Benia , S. Kumar , J. P. Singh , and K. Li . The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report , Department of Computer Science , Princeton University , 2008 . C. Benia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, Department of Computer Science, Princeton University, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"e_1_3_2_1_13_1","volume-title":"PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA","author":"Chaudhuri M.","year":"2009","unstructured":"M. Chaudhuri . PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA , 2009 . M. Chaudhuri. PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA, 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000035815.13969.ec"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.641593"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876438"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of ISPASS","author":"Ding X.","year":"2006","unstructured":"X. Ding , D. S. Nikopoulosi , S. Jiang , and X. Zhang . MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods . In Proceedings of ISPASS , 2006 . X. Ding, D. S. Nikopoulosi, S. Jiang, and X. Zhang. MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods. In Proceedings of ISPASS, 2006."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339331.339398"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247340.1247345"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"e_1_3_2_1_27_1","volume-title":"Intel 82845G\/82845GL\/82845GV Graphics and Memory Controller Hub (GMCH)","author":"Chipset Datasheet GV","year":"2002","unstructured":"Intel 845G\/845GL\/845 GV Chipset Datasheet : Intel 82845G\/82845GL\/82845GV Graphics and Memory Controller Hub (GMCH) . Intel Corporation , 2002 . http:\/\/download.intel.com\/design\/chipsets\/datashts\/29074602.pdf. Intel 845G\/845GL\/845GV Chipset Datasheet: Intel 82845G\/82845GL\/82845GV Graphics and Memory Controller Hub (GMCH). Intel Corporation, 2002. http:\/\/download.intel.com\/design\/chipsets\/datashts\/29074602.pdf."},{"key":"e_1_3_2_1_28_1","unstructured":"ITRS. International Technology Roadmap for Semiconductors 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm.  ITRS. International Technology Roadmap for Semiconductors 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm."},{"key":"e_1_3_2_1_29_1","volume-title":"DRAM, Disk","author":"Jacob B.","year":"2008","unstructured":"B. Jacob , S.W. Ng , and D. T. Wang . Memory Systems -- Cache , DRAM, Disk . Elsevier , 2008 . B. Jacob, S.W. Ng, and D. T.Wang. Memory Systems -- Cache, DRAM, Disk. Elsevier, 2008."},{"key":"e_1_3_2_1_30_1","volume-title":"JESD79: Double Data Rate (DDR) SDRAM Specification","author":"JEDEC.","year":"2003","unstructured":"JEDEC. JESD79: Double Data Rate (DDR) SDRAM Specification . JEDEC Solid State Technology Association , Virginia, USA , 2003 . JEDEC. JESD79: Double Data Rate (DDR) SDRAM Specification. JEDEC Solid State Technology Association, Virginia, USA, 2003."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_33_1","volume-title":"The Art of Computer Programming: Fundamental Algorithms","author":"Knuth D. E.","year":"1997","unstructured":"D. E. Knuth . The Art of Computer Programming: Fundamental Algorithms , volume 1 . Addison-Wesley , third edition, 1997 . D. E. Knuth. The Art of Computer Programming: Fundamental Algorithms, volume 1. Addison-Wesley, third edition, 1997."},{"key":"e_1_3_2_1_34_1","volume-title":"Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report","author":"LaRowe R.","year":"1990","unstructured":"R. LaRowe and C. Ellis . Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report , 1990 . R. LaRowe and C. Ellis. Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report, 1990."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90117-R"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/109625.109639"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966495"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_41_1","volume-title":"Micron Technology Inc","author":"DRAM","year":"2004","unstructured":"Micron DDR2 S DRAM Part MT47H64M8. Micron Technology Inc ., 2004 . Micron DDR2 SDRAM Part MT47H64M8. Micron Technology Inc., 2004."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966494"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_46_1","unstructured":"J. Navarro S. Iyer P. Druschel and A. Cox. Practical Transparent Operating System  J. Navarro S. Iyer P. Druschel and A. Cox. Practical Transparent Operating System"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279388"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_54_1","volume-title":"HP Laboratories","author":"Thoziyoor S.","year":"2007","unstructured":"S. Thoziyoor , N. Muralimanohar , and N. Jouppi . CACTI 5.0. Technical report , HP Laboratories , 2007 . S. Thoziyoor, N. Muralimanohar, and N. Jouppi. CACTI 5.0. Technical report, HP Laboratories, 2007."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237205"},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems","author":"Wallin D.","year":"2005","unstructured":"D. Wallin , H. Zeffer , M. Karlsson , and E. Hagersten . VASA: A Simulator Infrastructure with Adjustable Fidelity . In Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems , 2005 . D. Wallin, H. Zeffer, M. Karlsson, and E. Hagersten. VASA: A Simulator Infrastructure with Adjustable Fidelity. In Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems, 2005."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of USENIX","author":"Zhang X.","year":"2009","unstructured":"X. Zhang , S. Dwarkadas , and K. Shen . Hardware Execution Throttling for Multi-core Resource Management . In Proceedings of USENIX , 2009 . X. Zhang, S. Dwarkadas, and K. Shen. Hardware Execution Throttling for Multi-core Resource Management. In Proceedings of USENIX, 2009."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of HPCA","author":"Zhu Z.","year":"2002","unstructured":"Z. Zhu , Z. Zhang , and X. Zhang . Fine-grain Priority Scheduling on Multi-channel Memory Systems . In Proceedings of HPCA , 2002 Z. Zhu, Z. Zhang, and X. Zhang. Fine-grain Priority Scheduling on Multi-channel Memory Systems. In Proceedings of HPCA, 2002"}],"event":{"name":"ASPLOS '10: Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh Pennsylvania USA","acronym":"ASPLOS '10","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the fifteenth International Conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736020.1736045","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1736020.1736045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:41:21Z","timestamp":1750236081000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736020.1736045"}},"subtitle":["increasing DRAM efficiency with locality-aware data placement"],"short-title":[],"issued":{"date-parts":[[2010,3,13]]},"references-count":63,"alternative-id":["10.1145\/1736020.1736045","10.1145\/1736020"],"URL":"https:\/\/doi.org\/10.1145\/1736020.1736045","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1735971.1736045","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1735970.1736045","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,3,13]]},"assertion":[{"value":"2010-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}