{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:25Z","timestamp":1772163985957,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,3,13]],"date-time":"2010-03-13T00:00:00Z","timestamp":1268438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,3,13]]},"DOI":"10.1145\/1736020.1736060","type":"proceedings-article","created":{"date-parts":[[2010,3,16]],"date-time":"2010-03-16T15:27:05Z","timestamp":1268753225000},"page":"359-370","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":65,"title":["Inter-core cooperative TLB for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Abhishek","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106985"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139708"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.92"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"e_1_3_2_1_9_1","volume-title":"Software-Managed Address Translation. Intl. Symp. on High Performance Computer Architecture","author":"Jacob B.","year":"1997","unstructured":"B. Jacob and T. Mudge . Software-Managed Address Translation. Intl. Symp. on High Performance Computer Architecture , 1997 . B.Jacob and T.Mudge. Software-Managed Address Translation. Intl. Symp. on High Performance Computer Architecture, 1997."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511351"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545237"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165127"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279390"},{"key":"e_1_3_2_1_18_1","volume-title":"The Impact of Architectural Trends on Operating System Performance. ACM Transactions on Modeling and Computer Simulation","author":"M.","year":"1995","unstructured":"M. Rosenblum et al . The Impact of Architectural Trends on Operating System Performance. ACM Transactions on Modeling and Computer Simulation , 1995 . M.Rosenblum et al. The Impact of Architectural Trends on Operating System Performance. ACM Transactions on Modeling and Computer Simulation, 1995."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261824"},{"key":"e_1_3_2_1_21_1","volume-title":"UltraSPARC III Cu User's Manual","year":"2004","unstructured":"Sun. UltraSPARC III Cu User's Manual . 2004 . Sun. UltraSPARC III Cu User's Manual. 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_24_1","unstructured":"Virtutech.Simics for Multicore Software. 2007.  Virtutech.Simics for Multicore Software. 2007."}],"event":{"name":"ASPLOS '10: Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh Pennsylvania USA","acronym":"ASPLOS '10","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the fifteenth International Conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736020.1736060","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1736020.1736060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:41:22Z","timestamp":1750236082000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736020.1736060"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,13]]},"references-count":23,"alternative-id":["10.1145\/1736020.1736060","10.1145\/1736020"],"URL":"https:\/\/doi.org\/10.1145\/1736020.1736060","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1735971.1736060","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1735970.1736060","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,3,13]]},"assertion":[{"value":"2010-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}