{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T03:27:16Z","timestamp":1791170836203,"version":"4.1.0"},"reference-count":67,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0811738"],"award-info":[{"award-number":["CCF-0811738"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0644096"],"award-info":[{"award-number":["CNS-0644096"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2010,4]]},"abstract":"<jats:p>Heterogeneous multicore processors have emerged as an energy- and area-efficient architectural solution to improving performance for domain-specific applications such as those with a plethora of data-level parallelism. These processors typically contain a large number of small, compute-centric cores for acceleration while keeping one or two high-performance ILP cores on the die to guarantee single-thread performance. Although a major portion of the transistors are occupied by the acceleration cores, these resources will sit idle when running unparallelized legacy codes or the sequential part of an application. To address this underutilization issue, in this article, we introduce Chameleon, a flexible heterogeneous multicore architecture to virtualize these resources for enhancing memory performance when running sequential programs. The Chameleon architecture can dynamically virtualize the idle acceleration cores into a last-level cache, a data prefetcher, or a hybrid between these two techniques. In addition, Chameleon can operate in an adaptive mode that dynamically configures the acceleration cores between the hybrid mode and the prefetch-only mode by monitoring the effectiveness of the Chameleon cache mode. In our evaluation with SPEC2006 benchmark suite, different levels of performance improvements were achieved in different modes for different applications. In the case of the adaptive mode, Chameleon improves the performance of SPECint06 and SPECfp06 by 31% and 15%, on average. When considering only memory-intensive applications, Chameleon improves the system performance by 50% and 26% for SPECint06 and SPECfp06, respectively.<\/jats:p>","DOI":"10.1145\/1736065.1736068","type":"journal-article","created":{"date-parts":[[2010,5,4]],"date-time":"2010-05-04T14:14:06Z","timestamp":1272982446000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Chameleon"],"prefix":"10.1145","volume":"7","author":[{"given":"Dong Hyuk","family":"Woo","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joshua B.","family":"Fryman","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Allan D.","family":"Knies","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hsien-Hsin S.","family":"Lee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,5,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346207"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"e_1_2_1_3_1","unstructured":"Arevalo A. Matinata R. Pandian M. Peri E. Ruby K. Thomas F. and Almond C. 2008. Programming the Cell Broadband Engine Architecture: Examples and Best Practices. IBM Redbooks Armonk NY.   Arevalo A. Matinata R. Pandian M. Peri E. Ruby K. Thomas F. and Almond C. 2008. Programming the Cell Broadband Engine Architecture: Examples and Best Practices. IBM Redbooks Armonk NY."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 5th International Forum on Application-Specific Multi-Processor SoC. IEEE","author":"Artieri A.","year":"2005","unstructured":"Artieri , A. 2005 . Nomadik: an MPSoC solution for advanced multimedia . In Proceedings of the 5th International Forum on Application-Specific Multi-Processor SoC. IEEE , Los Alamitos, CA. Artieri, A. 2005. Nomadik: an MPSoC solution for advanced multimedia. In Proceedings of the 5th International Forum on Application-Specific Multi-Processor SoC. IEEE, Los Alamitos, CA."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281500.1281647"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 2000 Custom Integrated Circuits Conference. IEEE","author":"Cao Y.","unstructured":"Cao , Y. , Sato , T. , Orshansky , M. , Sylvester , D. , and Hu , C . 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation . In Proceedings of the 2000 Custom Integrated Circuits Conference. IEEE , Los Alamitos, CA, 201--204. Cao, Y., Sato, T., Orshansky, M., Sylvester, D., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation. In Proceedings of the 2000 Custom Integrated Circuits Conference. IEEE, Los Alamitos, CA, 201--204."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the 13th International Symposium on Computer Architecture. IEEE","author":"Cheriton D. R.","unstructured":"Cheriton , D. R. , Slavenburg , G. A. , and Boyle , P. D . 1986. Software-controlled caches in the VMP multiprocessor . In Proceedings of the 13th International Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 366--374. Cheriton, D. R., Slavenburg, G. A., and Boyle, P. D. 1986. Software-controlled caches in the VMP multiprocessor. In Proceedings of the 13th International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 366--374."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 36th International Symposium on Microarchitecture. IEEE","author":"Chishti Z.","unstructured":"Chishti , Z. , Powell , M. D. , and Vijaykumar , T. N . 2003. Distance associativity for high-performance energy-efficient non-uniform cache architectures . In Proceedings of the 36th International Symposium on Microarchitecture. IEEE , Los Alamitos, CA, 55. Chishti, Z., Powell, M. D., and Vijaykumar, T. N. 2003. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In Proceedings of the 36th International Symposium on Microarchitecture. IEEE, Los Alamitos, CA, 55."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1085"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.953269"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555805"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152178"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1104.07"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.6"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"},{"key":"e_1_2_1_25_1","volume-title":"Optimizing application performance on Intel \u00a9 Core#8482","author":"Hegde R.","unstructured":"Hegde , R. 2008. Optimizing application performance on Intel \u00a9 Core#8482 ; microarchitecture using hardware-implemented prefetchers. Intel Software Network . http:\/\/software.intel.com\/en-us\/articles\/optimizing-application-performance-on-intel-coret-microarchitecture-usinghardware-implemented-prefetchers. Hegde, R. 2008. Optimizing application performance on Intel \u00a9 Core#8482; microarchitecture using hardware-implemented prefetchers. Intel Software Network. http:\/\/software.intel.com\/en-us\/articles\/optimizing-application-performance-on-intel-coret-microarchitecture-usinghardware-implemented-prefetchers."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281500.1281648"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052816"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 29th International Symposium on Computer Architecture. IEEE","author":"Kandiraju G. B.","unstructured":"Kandiraju , G. B. and Sivasubramaniam , A . 2002. Going the distance for TLB prefetching: an application-driven study . In Proceedings of the 29th International Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 195--206. Kandiraju, G. B. and Sivasubramaniam, A. 2002. Going the distance for TLB prefetching: an application-driven study. In Proceedings of the 29th International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 195--206."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 14th International Symposium on High Performance Computer Architecture. IEEE","author":"Kim W.","unstructured":"Kim , W. , Gupta , M. , Wei , G. , and Brooks , D . 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedings of the 14th International Symposium on High Performance Computer Architecture. IEEE , Los Alamitos, CA, 123--134. Kim, W., Gupta, M., Wei, G., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the 14th International Symposium on High Performance Computer Architecture. IEEE, Los Alamitos, CA, 123--134."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. IEEE","author":"Kumar R.","unstructured":"Kumar , R. and Hinton , G . 2009. A family of 45nm IA processors . In Proceedings of the IEEE International Solid-State Circuits Conference. IEEE , Los Alamitos, CA, 58--59. Kumar, R. and Hinton, G. 2009. A family of 45nm IA processors. In Proceedings of the IEEE International Solid-State Circuits Conference. IEEE, Los Alamitos, CA, 58--59."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512544"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771788"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188642"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168894"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the Workshop on Manycore and Multicore Computing: Architectures, Applications And Directions.","author":"Moore C.","year":"2007","unstructured":"Moore , C. 2007 . The role of accelerated computing in the multi-core era . In Proceedings of the Workshop on Manycore and Multicore Computing: Architectures, Applications And Directions. Moore, C. 2007. The role of accelerated computing in the multi-core era. In Proceedings of the Workshop on Manycore and Multicore Computing: Architectures, Applications And Directions."},{"key":"e_1_2_1_48_1","unstructured":"Moritz C. A. Frank M. Lee W. and Amarasinghe S. 1999. Hot pages: software caching for raw microprocessors. Tech. rep. MIT-LCS-TM-599 Massachusetts Institute of Technology.  Moritz C. A. Frank M. Lee W. and Amarasinghe S. 1999. Hot pages: software caching for raw microprocessors. Tech. rep. MIT-LCS-TM-599 Massachusetts Institute of Technology."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '08)","author":"Munshi A.","year":"2008","unstructured":"Munshi , A. 2008 . OpenCL: parallel computing on the GPU and CPU . In Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '08) . ACM, New York. Munshi, A. 2008. OpenCL: parallel computing on the GPU and CPU. In Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '08). ACM, New York."},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture. IEEE","author":"Mutlu O.","unstructured":"Mutlu , O. , Stark , J. , Wilkerson , C. , and Patt , Y. N . 2003. Runahead execution: an alternative to very large instruction windows for out-of-order processors . In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. IEEE , Los Alamitos, CA, 129. Mutlu, O., Stark, J., Wilkerson, C., and Patt, Y. N. 2003. Runahead execution: an alternative to very large instruction windows for out-of-order processors. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 129."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing Tutorial on GPGPU. http:\/\/www.gpgpu.org\/sc2006\/slides\/12","author":"Papakipos M.","year":"2006","unstructured":"Papakipos , M. 2006 . PeakStream platform . In Proceedings of the ACM\/IEEE Conference on Supercomputing Tutorial on GPGPU. http:\/\/www.gpgpu.org\/sc2006\/slides\/12 .papakipos.peakstream.pdf. Papakipos, M. 2006. PeakStream platform. In Proceedings of the ACM\/IEEE Conference on Supercomputing Tutorial on GPGPU. http:\/\/www.gpgpu.org\/sc2006\/slides\/12.papakipos.peakstream.pdf."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299107"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_2_1_56_1","unstructured":"Renau J. Fraguela B. Tuck J. Liu W. Prvulovic M. Ceze L. Sarangi S. Sack P. Strauss K. etal 2005. SESC simulator. http:\/\/sesc.sourceforge.net.  Renau J. Fraguela B. Tuck J. Liu W. Prvulovic M. Ceze L. Sarangi S. Sack P. Strauss K. et al. 2005. SESC simulator. http:\/\/sesc.sourceforge.net."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/859558.859560"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_2_1_60_1","unstructured":"Smith S. L. 2008. Intel roadmap overview. Intel Developer Forum.  Smith S. L. 2008. Intel roadmap overview. Intel Developer Forum."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Tendler J. Dodson S. Fields S. Le H. and Sinharoy B. 2001. POWER4 system microarchitecture. IBM Technical white paper.  Tendler J. Dodson S. Fields S. Le H. and Sinharoy B. 2001. POWER4 system microarchitecture. IBM Technical white paper.","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.58"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.494"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736054"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250691"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736065.1736068","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1736065.1736068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:22Z","timestamp":1750250482000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1736065.1736068"}},"subtitle":["Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching"],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":67,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,4]]}},"alternative-id":["10.1145\/1736065.1736068"],"URL":"https:\/\/doi.org\/10.1145\/1736065.1736068","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]},"assertion":[{"value":"2008-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-05-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}