{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:50Z","timestamp":1750307570431,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742016","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T12:32:28Z","timestamp":1269952348000},"page":"493-497","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Reconfigurable FPGA using genetic algorithm"],"prefix":"10.1145","author":[{"given":"D. B.","family":"Vernekar","sequence":"first","affiliation":[{"name":"Goa University, Ponda, Goa, India"}]},{"given":"G.","family":"Malhotra","sequence":"additional","affiliation":[{"name":"Indian Space Research Organisation, Bangalore, India"}]},{"given":"V.","family":"Colaco","sequence":"additional","affiliation":[{"name":"Goa University, Ponda, Goa, India"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"C. Coello A. Christiansen A. Aguirre \"Automated Design of Combinational Logic circuits using Genetic Algorithms\"  C. Coello A. Christiansen A. Aguirre \"Automated Design of Combinational Logic circuits using Genetic Algorithms\""},{"volume-title":"T Kalganova and E Stomeo, \"FPGA based Systems for Evolvable Hardware","author":"Lambert Cyrille","key":"e_1_3_2_1_2_1","unstructured":"Cyrille Lambert , T Kalganova and E Stomeo, \"FPGA based Systems for Evolvable Hardware \", Proceedings of World Academy of Science Engineering and Technology , Vol 12. Cyrille Lambert, T Kalganova and E Stomeo, \"FPGA based Systems for Evolvable Hardware\", Proceedings of World Academy of Science Engineering and Technology, Vol 12."},{"key":"e_1_3_2_1_3_1","unstructured":"D. E. Goldberg. \"Genetic algorithm in search optimization and machine learning\".   D. E. Goldberg. \"Genetic algorithm in search optimization and machine learning\"."},{"key":"e_1_3_2_1_4_1","unstructured":"G. Malhotra \"Evolvable Hardware and its relevance for Future Space Mission\" DOS-ISRO 10--12 Dec 2008  G. Malhotra \"Evolvable Hardware and its relevance for Future Space Mission\" DOS-ISRO 10--12 Dec 2008"},{"key":"e_1_3_2_1_5_1","volume-title":"Communications of the Association for Computer Machinery (CACM Journal)","author":"de Garis H.","year":"1997","unstructured":"H. de Garis , \" Evolvable Hardware : Principles and Practice \", Communications of the Association for Computer Machinery (CACM Journal) , August 1997 . H. de Garis, \"Evolvable Hardware: Principles and Practice\", Communications of the Association for Computer Machinery (CACM Journal), August 1997."},{"key":"e_1_3_2_1_6_1","unstructured":"H. Mostafa A. Khadragi Y. Hanafi \"Hardware implementation of Genetic Algorithm on FPGA\"  H. Mostafa A. Khadragi Y. Hanafi \"Hardware implementation of Genetic Algorithm on FPGA\""},{"key":"e_1_3_2_1_7_1","first-page":"121","volume-title":"Proceedings of EuroGP'2000","author":"Miller F.","year":"2000","unstructured":"Julian. F. Miller and P. Thomson , \" Cartesian genetic programming\", in Genetic Programming , Proceedings of EuroGP'2000 . Springer-Verlag , 2000 , pp. 121 -- 132 . Julian. F. Miller and P. Thomson, \"Cartesian genetic programming\", in Genetic Programming, Proceedings of EuroGP'2000. Springer-Verlag, 2000, pp. 121--132."},{"key":"e_1_3_2_1_8_1","unstructured":"J. F. Miller Andy. M. Tyrrell M. A. Trefzer \"Input pattern Order problem: Evolution of Multiple Output Circuits in hardware.  J. F. Miller Andy. M. Tyrrell M. A. Trefzer \"Input pattern Order problem: Evolution of Multiple Output Circuits in hardware."},{"key":"e_1_3_2_1_9_1","unstructured":"J. F. Miller P. Thomson \"Evolving Digital Logic circuits on Xilinx 6000 Family FPGAs\"  J. F. Miller P. Thomson \"Evolving Digital Logic circuits on Xilinx 6000 Family FPGAs\""},{"key":"e_1_3_2_1_10_1","volume":"6","author":"Chong K.","year":"2006","unstructured":"K. Chong , I. Aris , S. M. Bashi , \" Application of Evolutionary Algorithm in Optimizing Digital Structure Design\" , AIML Journal , Vol. 6 , December 2006 . K. Chong, I. Aris, S. M. Bashi, \"Application of Evolutionary Algorithm in Optimizing Digital Structure Design\", AIML Journal, Vol. 6, December 2006.","journal-title":"AIML Journal"},{"key":"e_1_3_2_1_11_1","unstructured":"K. Chong I. Aris \"Digital Circuit Structire design via Evolutionary Algorithm Method\".  K. Chong I. Aris \"Digital Circuit Structire design via Evolutionary Algorithm Method\"."},{"key":"e_1_3_2_1_12_1","unstructured":"Kalyanmoy Deb Multiobjective Optimization using Evolutionary Algorithms.   Kalyanmoy Deb Multiobjective Optimization using Evolutionary Algorithms."},{"key":"e_1_3_2_1_13_1","volume-title":"Computing and Information","author":"Sekanina L.","year":"2004","unstructured":"L. Sekanina , S. Friedl , \" An Evolvable combinational Unit for FPGAs\" , Computing and Information , Vol. 23 , 2004 . L. Sekanina, S. Friedl, \"An Evolvable combinational Unit for FPGAs\", Computing and Information, Vol. 23, 2004."},{"key":"e_1_3_2_1_14_1","unstructured":"M. Sharawi J. Quinlan Hoda. S A. Zodhy \"A Hardware implementation of Genetic Algorithm from Measurement Characterization\"  M. Sharawi J. Quinlan Hoda. S A. Zodhy \"A Hardware implementation of Genetic Algorithm from Measurement Characterization\""},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85857-7_34"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2004.1310814"},{"key":"e_1_3_2_1_17_1","unstructured":"Steve Peter Christoper Frenz \"Evolution of Digital Logic Functionality Via a Genetic Algorithm\"  Steve Peter Christoper Frenz \"Evolution of Digital Logic Functionality Via a Genetic Algorithm\""},{"key":"e_1_3_2_1_19_1","unstructured":"Tomody Gordan Peter J. Bentley \"On Evolvable Hardware\"  Tomody Gordan Peter J. Bentley \"On Evolvable Hardware\""},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/5326.740672"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2001.930320"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2001.974845"}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","sponsor":["UNITECH Unitech Engineers, India","AICTE All India Council for Technical Education","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Mumbai Maharashtra India","acronym":"ICWET '10"},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742016","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:01Z","timestamp":1750250461000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":21,"alternative-id":["10.1145\/1741906.1742016","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742016","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}