{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:37:41Z","timestamp":1775666261030,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742107","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T12:32:28Z","timestamp":1269952348000},"page":"874-879","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Low power analysis of DLX processor datapath using a novel clocking scheme"],"prefix":"10.1145","author":[{"given":"R. K.","family":"Megalingam","sequence":"first","affiliation":[]},{"given":"S.","family":"Hassan","sequence":"additional","affiliation":[]},{"given":"T.","family":"Rao","sequence":"additional","affiliation":[]},{"given":"A.","family":"Mohan","sequence":"additional","affiliation":[]},{"given":"V.","family":"Perieye","sequence":"additional","affiliation":[]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ICCSIT 2009","author":"Megalingam Rajesh Kannan","unstructured":"Rajesh Kannan Megalingam , Shekhil Hassan , Vivek P, Ashwin Mohan , Tanmay Rao M, \" Power Consumption Reduction in CPU Datapath using Novel Clocking Scheme\", IEEE ISBN No : 978-1-4244-4520-2\/09 , ICCSIT 2009 Rajesh Kannan Megalingam, Shekhil Hassan, Vivek P, Ashwin Mohan, Tanmay Rao M, \"Power Consumption Reduction in CPU Datapath using Novel Clocking Scheme\", IEEE ISBN No: 978-1-4244-4520-2\/09, ICCSIT 2009"},{"key":"e_1_3_2_1_2_1","volume-title":"John. L. Hennessy, David. A. Patterson, \"Computer Architecture -- A quantitative approach\"","unstructured":"John. L. Hennessy, David. A. Patterson, \"Computer Architecture -- A quantitative approach\" 4 th edition. John. L. Hennessy, David. A. Patterson, \"Computer Architecture -- A quantitative approach\" 4th edition.","edition":"4"},{"key":"e_1_3_2_1_3_1","volume-title":"ICCSIT 2009","author":"Megalingam Rajesh Kannan","unstructured":"Rajesh Kannan Megalingam , Nived Krishnan , Arjun Ashok V, Arun Kumar M, \" High Performance , Uncompromised performance Cache Design Using Dual Edge Triggered Clock\", IEEE ISBN No : 978-1-4244-4520-2\/09 , ICCSIT 2009 Rajesh Kannan Megalingam, Nived Krishnan, Arjun Ashok V, Arun Kumar M, \"High Performance, Uncompromised performance Cache Design Using Dual Edge Triggered Clock\", IEEE ISBN No: 978-1-4244-4520-2\/09, ICCSIT 2009"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2009.46"},{"key":"e_1_3_2_1_5_1","volume-title":"2006 IEEE International Conference on Electro\/information Technology","author":"Youssfi Ziad","unstructured":"Ziad Youssfi , Michael Shanblatt , \" A New Technique to Exploit Instruction-Level Parallelism for Reducing Microprocessor Power Consumption\", 0-7803-9592-1 , 2006 IEEE International Conference on Electro\/information Technology Ziad Youssfi, Michael Shanblatt, \"A New Technique to Exploit Instruction-Level Parallelism for Reducing Microprocessor Power Consumption\", 0-7803-9592-1, 2006 IEEE International Conference on Electro\/information Technology"},{"key":"e_1_3_2_1_6_1","unstructured":"Vishwanadh Tirumalashetty and Hamid Mahmoodi \"Clock Gating and Negative Edge Triggering for Energy Recovery Clock\" 1-4244-0921-7\/07.  Vishwanadh Tirumalashetty and Hamid Mahmoodi \"Clock Gating and Negative Edge Triggering for Energy Recovery Clock\" 1-4244-0921-7\/07."},{"key":"e_1_3_2_1_7_1","unstructured":"Norman Yeung Barbara Zivkov Gulbin Ezer Unified Datapath: An Innovative Approach to the Design of a Low-Cost Low-Power High Performance Microprocessor 1063--6390\/94  Norman Yeung Barbara Zivkov Gulbin Ezer Unified Datapath: An Innovative Approach to the Design of a Low-Cost Low-Power High Performance Microprocessor 1063--6390\/94"},{"key":"e_1_3_2_1_8_1","unstructured":"John P Uyemura \"Introduction to VLSI Circuits and Systems\".  John P Uyemura \"Introduction to VLSI Circuits and Systems\"."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the Sixteenth National Radio Science Conference, 1999. NRSC '99","author":"Rashed I.","unstructured":"Al-Mohandes, I. H.; Rashed , A. M.; Ragaie , H. F.; Elsaid , M. K.;, \"Synthesis and physical design of DLX RISC processor\", 977-5031-62-1 , Proceedings of the Sixteenth National Radio Science Conference, 1999. NRSC '99 Al-Mohandes, I. H.; Rashed, A. M.; Ragaie, H. F.; Elsaid, M. K.;, \"Synthesis and physical design of DLX RISC processor\", 977-5031-62-1, Proceedings of the Sixteenth National Radio Science Conference, 1999. NRSC '99"},{"key":"e_1_3_2_1_10_1","volume-title":"International Workshop on Rapid System Prototyping","author":"Prototyping","year":"1992","unstructured":"Fagin, B.; Chintrakulchai, P.;, Prototyping the DLX microprocessor, 0-8186-3520-7 , International Workshop on Rapid System Prototyping , 1992 . Fagin, B.; Chintrakulchai, P.;, Prototyping the DLX microprocessor, 0-8186-3520-7, International Workshop on Rapid System Prototyping, 1992."}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","location":"Mumbai Maharashtra India","acronym":"ICWET '10","sponsor":["UNITECH Unitech Engineers, India","AICTE All India Council for Technical Education","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:02Z","timestamp":1750250462000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":10,"alternative-id":["10.1145\/1741906.1742107","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742107","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}