{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T23:07:17Z","timestamp":1779059237295,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742108","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T08:32:28Z","timestamp":1269937948000},"page":"880-886","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A new approach to minimize leakage power in nano-scale VLSI adder"],"prefix":"10.1145","author":[{"given":"P.","family":"Jamwal","sequence":"first","affiliation":[{"name":"Chaitanya Engineering College, Visakhapatnam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[{"name":"BITS Pilani, (Hyderabad Campus), Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. V. K.","family":"Sarma","sequence":"additional","affiliation":[{"name":"GITAM University, Visakhapatnam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. M.","family":"Krishna","sequence":"additional","affiliation":[{"name":"GITAM University, Visakhapatnam, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/public.itrs.net","author":"International Technology Roadmap for Semiconductors by Semiconductor Industry Association","year":"2005","unstructured":"International Technology Roadmap for Semiconductors by Semiconductor Industry Association, http:\/\/public.itrs.net, 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_4_1","first-page":"400","volume-title":"IEEE International Solid-State Circuits Conference","author":"Min K.-S.","year":"2003","unstructured":"K.-S. Min, H. Kawaguchi and T. Sakurai, \"Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era\", IEEE International Solid-State Circuits Conference, pp. 400--401, February 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280917"},{"key":"e_1_3_2_1_6_1","first-page":"148","volume-title":"Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation","author":"Park J. C.","year":"2004","unstructured":"J. C. Park, V. J. Mooney III and P. Pfeiffenberger, \"Sleepy Stack Reduction of Leakage Power\", Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148--158, September 2004."},{"key":"e_1_3_2_1_7_1","unstructured":"J. Park \"Sleepy Stack: a New Approach to Low Power VLSI and Memory\" Ph.D. Dissertation School of Electrical and Computer Engineering Georgia Institute of Technology 2005. {Online}. Available http:\/\/etd.gatech.edu\/theses"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077665"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.845236"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"e_1_3_2_1_11_1","unstructured":"Synopsys Inc. http:\/\/www.synopsys.com\/."},{"key":"e_1_3_2_1_12_1","unstructured":"Cadence Design Systems http:\/\/www.cadence.com\/."},{"key":"e_1_3_2_1_13_1","unstructured":"NC State University Cadence Tool Information http:\/\/www.cadence.ncsu.edu\/."},{"key":"e_1_3_2_1_14_1","unstructured":"Berkeley Predictive Technology Model (BPTM) http:\/\/www.eas.asu.edu\/~ptm\/."},{"key":"e_1_3_2_1_15_1","first-page":"201","volume-title":"Proceeding of IEEE Custom Integrated Circuits Conference","author":"Cao Y.","year":"2000","unstructured":"Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu., \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design\", Proceeding of IEEE Custom Integrated Circuits Conference, pp. 201--204, June 2000."},{"key":"e_1_3_2_1_16_1","unstructured":"S. Kim and V. Mooney \"The Sleepy Keeper Approach: Methodolgy Layout and Power Results for a 4 bit Adder\" Technical Report GITCERCS-06-03 Georgia Institute of Technology March 2006 http:\/\/www.cercs.gatech.edu\/tech-reports\/tr2006\/git-cercs-06-03.pdf."},{"key":"e_1_3_2_1_17_1","first-page":"332","volume-title":"Proceedings of European Solid-State Circuits Conference","author":"Kao J.","year":"2001","unstructured":"J. Kao and A. Chandrakasan, \"MTCMOS sequential circuits\", Proceedings of European Solid-State Circuits Conference, pp 332--335, September 2001."}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","location":"Mumbai Maharashtra India","acronym":"ICWET '10","sponsor":["AICTE All India Council for Technical Education","UNITECH Unitech Engineers, India","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742108","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T22:48:34Z","timestamp":1779058114000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":17,"alternative-id":["10.1145\/1741906.1742108","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742108","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}