{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:54Z","timestamp":1750307574054,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742123","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T12:32:28Z","timestamp":1269952348000},"page":"936-939","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of 32 bit (MIPS) RISC PROCESSOR using FPGA"],"prefix":"10.1145","author":[{"given":"R. M.","family":"Kubde","sequence":"first","affiliation":[{"name":"Yeshwantrao Chavan College Of Engg., Nagpur, India"}]},{"given":"D. B.","family":"Bhoyar","sequence":"additional","affiliation":[{"name":"Yeshwantrao Chavan College Of Engg., Nagpur, India"}]},{"given":"R. S.","family":"Khedikar","sequence":"additional","affiliation":[{"name":"Yeshwantrao Chavan College Of Engg., Nagpur, India"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Rapid Prototyping of digital Systems a tutorial approach\" By -- James O. Hamblen and Micheal D. Furman.  \"Rapid Prototyping of digital Systems a tutorial approach\" By -- James O. Hamblen and Micheal D. Furman."},{"volume-title":"by Dougles Perry","key":"e_1_3_2_1_2_1","unstructured":"\"VHDL programming\" , by Dougles Perry , Tata Mcgraw- Hill Publication \"VHDL programming\", by Dougles Perry, Tata Mcgraw- Hill Publication"},{"key":"e_1_3_2_1_3_1","unstructured":"www.Altera.com  www.Altera.com"},{"key":"e_1_3_2_1_4_1","unstructured":"www.cs.wisc.edu  www.cs.wisc.edu"},{"key":"e_1_3_2_1_5_1","unstructured":"www.retromicro.com  www.retromicro.com"},{"key":"e_1_3_2_1_6_1","unstructured":"www.users.ece.gatech.edu  www.users.ece.gatech.edu"},{"key":"e_1_3_2_1_7_1","unstructured":"A VHDL synthesis Primer second edition by J Bhasker.  A VHDL synthesis Primer second edition by J Bhasker."},{"key":"e_1_3_2_1_8_1","unstructured":"Fundamentals of Digital logic with VHDL Design by Stephen Brown and Zvonko Vranesic.  Fundamentals of Digital logic with VHDL Design by Stephen Brown and Zvonko Vranesic."},{"key":"e_1_3_2_1_9_1","unstructured":"MIPS32 4K Processor Core Software User's Manual  MIPS32 4K Processor Core Software User's Manual"}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","sponsor":["UNITECH Unitech Engineers, India","AICTE All India Council for Technical Education","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Mumbai Maharashtra India","acronym":"ICWET '10"},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742123","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:06Z","timestamp":1750250466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":9,"alternative-id":["10.1145\/1741906.1742123","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742123","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}