{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:54Z","timestamp":1750307574022,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":4,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742125","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T12:32:28Z","timestamp":1269952348000},"page":"946-947","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Variations in FM algorithm for effective circuit partitioning"],"prefix":"10.1145","author":[{"given":"S.","family":"Subramaniam","sequence":"first","affiliation":[{"name":"SAKEC, Chembur, Mumbai"}]},{"given":"H.","family":"Mande","sequence":"additional","affiliation":[{"name":"SAKEC, Chembur, Mumbai"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","author":"Kernighan B.","year":"1970","unstructured":"B. Kernighan and S. Lin . An effcient heuristic procedure for partitioning of electrical circuits. Bell System Technical Journal, pages 291--307 , 1970 . B. Kernighan and S. Lin. An effcient heuristic procedure for partitioning of electrical circuits. Bell System Technical Journal, pages 291--307, 1970.","journal-title":"Bell System Technical Journal, pages 291--307"},{"key":"e_1_3_2_1_2_1","first-page":"175","volume-title":"proc. Design Automation Conf.","author":"Fiduccia C.","year":"1982","unstructured":"C. Fiduccia and R. Mattheyses . A linear time heuristic for improving network partitions . In. proc. Design Automation Conf. , pages 175 -- 181 , 1982 . C. Fiduccia and R. Mattheyses. A linear time heuristic for improving network partitions. In. proc. Design Automation Conf., pages 175--181, 1982."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"e_1_3_2_1_5_1","unstructured":"Tutorial on \"VLSI Partitioning\" Sao -- Jie chen and Chung -- Kuan cheng  Tutorial on \"VLSI Partitioning\" Sao -- Jie chen and Chung -- Kuan cheng"}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","sponsor":["UNITECH Unitech Engineers, India","AICTE All India Council for Technical Education","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Mumbai Maharashtra India","acronym":"ICWET '10"},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742125","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:41:06Z","timestamp":1750250466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":4,"alternative-id":["10.1145\/1741906.1742125","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742125","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}