{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T23:07:11Z","timestamp":1779059231356,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742126","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T08:32:28Z","timestamp":1269937948000},"page":"948-953","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Operational amplifiers with flexible noise power balance scheme for SOC application"],"prefix":"10.1145","author":[{"given":"B. K.","family":"Mishra","sequence":"first","affiliation":[{"name":"Thakur college of Engg. & Tech., Kandivali (E), Mumbai"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Save","sequence":"additional","affiliation":[{"name":"Thakur college of Engg. & Tech., Kandivali (E), Mumbai"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1030453.1030736"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.925270"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/832284.835491"},{"key":"e_1_3_2_1_4_1","first-page":"1508","volume-title":"IEEE Trans on circuits and systems, vol 52","author":"Mahattankul Jirayuth","year":"2005","unstructured":"Jirayuth Mahattankul, J. Chutichatuporn \"Design procdure for Two --Stage CMOS Opamp with fexible noise --power balancing scheme\", IEEE Trans on circuits and systems, vol 52, pp. 1508--1514, August 2005."},{"key":"e_1_3_2_1_5_1","unstructured":"http:\/\/www.electronics-manufactures.com January 2007."},{"key":"e_1_3_2_1_6_1","first-page":"269","volume-title":"ICSES '08","author":"Subrt Jiri","year":"2008","unstructured":"Marsik, Jiri Subrt, Ondrej Martinek, Pravoslav, \"Developing Automated Design Procedure for Operational Amplifier blocks\", ICSES '08, pp. 269--272, september 2008."},{"key":"e_1_3_2_1_7_1","volume-title":"Cmos operational amplifier design and optimization via geometric programming","author":"M.","year":"1997","unstructured":"M. del, H. Boyd, and T. Lee, \"Cmos operational amplifier design and optimization via geometric programming\", 1997."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/JSSC.1982.1051851","article-title":"MOS operational amplifier design-A tutorial overview","volume":"17","author":"M.","year":"1982","unstructured":"M. del, H. Boyd, and T. Lee, \"MOS operational amplifier design-A tutorial overview\", IEEE J. Solid-State Circuits, vol. SC-17, pp. 969--982, Dec. 1982.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.05.013"},{"key":"e_1_3_2_1_10_1","unstructured":"NGSPICE User Manual http:\/\/www-.ti.niformatikunituebgen.de"},{"key":"e_1_3_2_1_11_1","volume-title":"CMOS Analog Circuit Design","author":"Allen P.","year":"1987","unstructured":"P. Allen and D. Holberg, CMOS Analog Circuit Design. Oxford University Press, 1987."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.988703"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"e_1_3_2_1_14_1","first-page":"501","volume-title":"CAD","volume":"7","author":"Nye W.","year":"1988","unstructured":"W. Nye, D. Riley, A. Sangiovanni-Vicentelli, and Atits, \"DILIGHT-SPICE: An optimization based system for the design of integrated circuits\", IEEE trans. CAD, vol. 7, pp. 501--519, Apr. 1988."}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","location":"Mumbai Maharashtra India","acronym":"ICWET '10","sponsor":["AICTE All India Council for Technical Education","UNITECH Unitech Engineers, India","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742126","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T22:47:25Z","timestamp":1779058045000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742126"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":14,"alternative-id":["10.1145\/1741906.1742126","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742126","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}