{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T23:07:11Z","timestamp":1779059231888,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,2,26]],"date-time":"2010-02-26T00:00:00Z","timestamp":1267142400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,2,26]]},"DOI":"10.1145\/1741906.1742137","type":"proceedings-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T08:32:28Z","timestamp":1269937948000},"page":"991-993","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of IOIM for VME bus based CPU using CPLD for nuclear power plants"],"prefix":"10.1145","author":[{"given":"S.","family":"Raveendran","sequence":"first","affiliation":[{"name":"Institute of Technology, Nerul, Mumbai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Talwai","sequence":"additional","affiliation":[{"name":"Institute of Technology, Nerul, Mumbai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Khan","sequence":"additional","affiliation":[{"name":"Nuclear Power Corporation of India Limited"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Balasubramanian","sequence":"additional","affiliation":[{"name":"Nuclear Power Corporation of India Limited"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Agilandaeswari","sequence":"additional","affiliation":[{"name":"Nuclear Power Corporation of India Limited"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Versa Module Euorpa","year":"1987","unstructured":"\"VME BUS\", Versa Module Euorpa, IEEE 1014--1987."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/599889"},{"key":"e_1_3_2_1_3_1","volume-title":"PHI","author":"Michael D.","year":"2007","unstructured":"Michael D. Ciletti, M Morris Mano, \"Digital Design\", PHI Fourth Edition 2007, Chapter 7, Pg 328--354."},{"key":"e_1_3_2_1_4_1","volume-title":"Pearson Education","author":"Samir Palnitkar HDL","year":"2003","unstructured":"Samir Palnitkar, \"Verilog HDL, A guide to Digital Design and Synthesis\", Pearson Education third edition, 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Nov","author":"William Stallings","year":"2006","unstructured":"William Stallings, \"Computer Organization & Architecture\", Prentice Hall publication seventh edition, Nov 2006, Chapter 7, Pg 202--212."},{"issue":"2","key":"e_1_3_2_1_6_1","first-page":"79","volume":"9","author":"Wutthikorn Threevithayanon","year":"2005","unstructured":"Wutthikorn Threevithayanon et.al., \"XC9572 CPLD Board for Digital Design Applications\" AU J. T. 9(2):79--82 (Oct. 2005).","journal-title":"AU J. T."},{"key":"e_1_3_2_1_7_1","unstructured":"Xilinx \"Programmable Logic Design\" June 12 2006."},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx \"CoolRunner-II CPLD Family\" DS090 (v3.1) September 11 2008."},{"key":"e_1_3_2_1_9_1","unstructured":"Xilinx \"XC9500 In-System Programmable CPLD Family\" DS063 (v5.5) June 25 2007."},{"key":"e_1_3_2_1_10_1","unstructured":"Xilinx \"XC95108 In-System Programmable CPLD\" December 4 1998(Version 3.0)."},{"key":"e_1_3_2_1_11_1","unstructured":"Xilinx CPLD White paper WP202 (v1.3) January 10 2005."}],"event":{"name":"ICWET '10: International Conference and Workshop on Emerging Trends in Technology","location":"Mumbai Maharashtra India","acronym":"ICWET '10","sponsor":["AICTE All India Council for Technical Education","UNITECH Unitech Engineers, India","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the International Conference and Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742137","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1741906.1742137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T22:46:46Z","timestamp":1779058006000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1741906.1742137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":11,"alternative-id":["10.1145\/1741906.1742137","10.1145\/1741906"],"URL":"https:\/\/doi.org\/10.1145\/1741906.1742137","relation":{},"subject":[],"published":{"date-parts":[[2010,2,26]]},"assertion":[{"value":"2010-02-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}