{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:29Z","timestamp":1750307369783,"version":"3.41.0"},"reference-count":61,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0448654"],"award-info":[{"award-number":["CCF-0448654"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0524771"],"award-info":[{"award-number":["CNS-0524771"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2010,5]]},"abstract":"<jats:p>Computing systems designed using reconfigurable hardware are increasingly composed using a number of different Intellectual Property (IP) cores, which are often provided by third-party vendors that may have different levels of trust. Unlike traditional software where hardware resources are mediated using an operating system, IP cores have fine-grain control over the underlying reconfigurable hardware. To address this problem, the embedded systems community requires novel security primitives that address the realities of modern reconfigurable hardware. In this work, we propose security primitives using ideas centered around the notion of \u201cmoats and drawbridges.\u201d The primitives encompass four design properties: logical isolation, interconnect traceability, secure reconfigurable broadcast, and configuration scrubbing. Each of these is a fundamental operation with easily understood formal properties, yet they map cleanly and efficiently to a wide variety of reconfigurable devices. We carefully quantify the required overheads of the security techniques on modern FPGA architectures across a number of different applications.<\/jats:p>","DOI":"10.1145\/1754386.1754391","type":"journal-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T12:20:45Z","timestamp":1277209245000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Security Primitives for Reconfigurable Hardware-Based Systems"],"prefix":"10.1145","volume":"3","author":[{"given":"Ted","family":"Huffmire","sequence":"first","affiliation":[{"name":"Naval Postgraduate School"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Levin","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thuy","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cynthia","family":"Irvine","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brett","family":"Brotherton","sequence":"additional","affiliation":[{"name":"Special Technologies Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Wang","sequence":"additional","affiliation":[{"name":"Intuit"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"volume-title":"Proceedings of the 12th Annual International Conference on Field-Programmable Logic and its Applications (FPL\u201904)","author":"Baker Z.","key":"e_1_2_1_2_1","unstructured":"Baker , Z. and Prasanna , V . 2004. Efficient architectures for intrusion detection . In Proceedings of the 12th Annual International Conference on Field-Programmable Logic and its Applications (FPL\u201904) . Baker, Z. and Prasanna, V. 2004. Efficient architectures for intrusion detection. In Proceedings of the 12th Annual International Conference on Field-Programmable Logic and its Applications (FPL\u201904)."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859472"},{"volume-title":"Secure Computer Systems: Mathematical Foundations and Model","author":"Bell D.","key":"e_1_2_1_4_1","unstructured":"Bell , D. and LaPadula , L. 1973. Secure Computer Systems: Mathematical Foundations and Model . The MITRE Corporation , Bedford, MA . Bell, D. and LaPadula, L. 1973. Secure Computer Systems: Mathematical Foundations and Model. The MITRE Corporation, Bedford, MA."},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. S. and Marqardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Boston MA.   Betz V. Rose J. S. and Marqardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Boston MA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.801446"},{"volume-title":"Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS\u201904)","author":"Bossuet L.","key":"e_1_2_1_7_1","unstructured":"Bossuet , L. , Gogniat , G. , and Burleson , W . 2004. Dynamically configurable security for SRAM FPGA bitstreams . In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS\u201904) . Bossuet, L., Gogniat, G., and Burleson, W. 2004. Dynamically configurable security for SRAM FPGA bitstreams. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS\u201904)."},{"volume-title":"Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.","author":"Chien A.","key":"e_1_2_1_8_1","unstructured":"Chien , A. and Byun , J . 1999. Safe and protected execution for the Morph\/AMRM reconfigurable processor . In Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. Chien, A. and Byun, J. 1999. Safe and protected execution for the Morph\/AMRM reconfigurable processor. In Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086308"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310009"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.32"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289858"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302856"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403505"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.2006.409"},{"volume-title":"Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Logic Devices and Technologies (MAPLD).","author":"Guccione S.","key":"e_1_2_1_17_1","unstructured":"Guccione , S. , Levi , D. , and Sundararajan , P . 1999. JBits: Java-Based interface for reconfigurable computing . In Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Logic Devices and Technologies (MAPLD). Guccione, S., Levi, D., and Sundararajan, P. 1999. JBits: Java-Based interface for reconfigurable computing. In Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Logic Devices and Technologies (MAPLD)."},{"volume-title":"Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications (FPL\u201999)","author":"Hadzic I.","key":"e_1_2_1_18_1","unstructured":"Hadzic , I. , Udani , S. , and Smith , J . 1999. FPGA viruses . In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications (FPL\u201999) . Hadzic, I., Udani, S., and Smith, J. 1999. FPGA viruses. In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications (FPL\u201999)."},{"volume-title":"Proceedings of the 37th Hawaii International Conference on System Sciences.","author":"Harper S.","key":"e_1_2_1_19_1","unstructured":"Harper , S. and Athanas , P . 2004. A security policy based upon hardware encryption . In Proceedings of the 37th Hawaii International Conference on System Sciences. Harper, S. and Athanas, P. 2004. A security policy based upon hardware encryption. In Proceedings of the 37th Hawaii International Conference on System Sciences."},{"volume-title":"Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping.","author":"Harper S.","key":"e_1_2_1_20_1","unstructured":"Harper , S. , Fong , R. , and Athanas , P . 2003. A versatile framework for FPGA field updates: An application of partial self-reconfiguration . In Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping. Harper, S., Fong, R., and Athanas, P. 2003. A versatile framework for FPGA field updates: An application of partial self-reconfiguration. In Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping."},{"key":"e_1_2_1_21_1","unstructured":"Hill T. 2006. AccelDSP synthesis tool floating-point to fixed-point conversion of MATLAB algorithms targeting FPGAs. http:\/\/www.digchip.com\/application-notes\/9\/43439.php.  Hill T. 2006. AccelDSP synthesis tool floating-point to fixed-point conversion of MATLAB algorithms targeting FPGAs. http:\/\/www.digchip.com\/application-notes\/9\/43439.php."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/882488.884165"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1991.130768"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367053"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.28"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/11863908_28"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2006.327"},{"key":"e_1_2_1_28_1","unstructured":"Kastner R. Kaplan A. and Sarrafzadeh M. 2004. Synthesis Techniques and Optimizations for Reconfigurable Systems. Kluwer Academic Boston MA.  Kastner R. Kaplan A. and Sarrafzadeh M. 2004. Synthesis Techniques and Optimizations for Reconfigurable Systems . Kluwer Academic Boston MA."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.739898"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503065"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/357369.357374"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996771"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Lach J.","key":"e_1_2_1_33_1","unstructured":"Lach , J. , Mangione-Smith , W. , and Potkonjak , M . 1999a. FPGA fingerprinting techniques for protecting intellectual property . In Proceedings of the IEEE Custom Integrated Circuits Conference. Lach, J., Mangione-Smith, W., and Potkonjak, M. 1999a. FPGA fingerprinting techniques for protecting intellectual property. In Proceedings of the IEEE Custom Integrated Circuits Conference."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310080"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"volume-title":"Proceedings of the Military Communications Conference (MILCOM).","author":"Lewis J.","key":"e_1_2_1_36_1","unstructured":"Lewis , J. and Martin , B . 2003. Cryptol: High assurance, retargetable crypto development and validation . In Proceedings of the Military Communications Conference (MILCOM). Lewis, J. and Martin, B. 2003. Cryptol: High assurance, retargetable crypto development and validation. In Proceedings of the Military Communications Conference (MILCOM)."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379237"},{"volume-title":"Logic synthesis and optimization benchmarks. Tech. rep","author":"Lisanke B.","key":"e_1_2_1_38_1","unstructured":"Lisanke , B. 1991. Logic synthesis and optimization benchmarks. Tech. rep ., Microelectronics Center of North Carolina . Lisanke, B. 1991. Logic synthesis and optimization benchmarks. Tech. rep., Microelectronics Center of North Carolina."},{"volume-title":"Proceedings of the 18th International Parallel and Distributed Processing Symposium.","author":"Lysaght P.","key":"e_1_2_1_39_1","unstructured":"Lysaght , P. and Levi , D . 2004. Of gates and wires . In Proceedings of the 18th International Parallel and Distributed Processing Symposium. Lysaght, P. and Levi, D. 2004. Of gates and wires. In Proceedings of the 18th International Parallel and Distributed Processing Symposium."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.532038"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.642810"},{"key":"e_1_2_1_42_1","unstructured":"McLean M. and Moore J. 2007. Securing FPGAs for red\/black systems: FPGA-Based single chip cryptographic solution. Military Embedded Systems Mag.  McLean M. and Moore J. 2007. Securing FPGAs for red\/black systems: FPGA-Based single chip cryptographic solution. Military Embedded Systems Mag."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.1987.10013"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580173"},{"volume-title":"Proceedings of the IEEE Multimedia and Expo Conference.","author":"Niu W.","key":"e_1_2_1_45_1","unstructured":"Niu , W. , Long , J. , Han , D. , and Wang , Y . -F. 2004. Human activity detection and recognition for video surveillance . In Proceedings of the IEEE Multimedia and Expo Conference. Niu, W., Long, J., Han, D., and Wang, Y.-F. 2004. Human activity detection and recognition for video surveillance. In Proceedings of the IEEE Multimedia and Expo Conference."},{"key":"e_1_2_1_46_1","volume-title":"BSDCan","author":"Percival C.","year":"2005","unstructured":"Percival , C. 2005. Cache missing for fun and profit . In BSDCan 2005 . Percival, C. 2005. Cache missing for fun and profit. In BSDCan 2005."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067627.806586"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the 7th DoD\/NBS Computer Security Conference. 294--311","author":"Rushby J.","year":"1984","unstructured":"Rushby , J. 1984 . A trusted computing base for embedded systems . In Proceedings of the 7th DoD\/NBS Computer Security Conference. 294--311 . Rushby, J. 1984. A trusted computing base for embedded systems. In Proceedings of the 7th DoD\/NBS Computer Security Conference. 294--311."},{"volume-title":"Partitioning in avionics architectures: Requirements, mechanisms, and assurance. NASA contractor rep. CR-1999-209347","author":"Rushby J.","key":"e_1_2_1_49_1","unstructured":"Rushby , J. 1999. Partitioning in avionics architectures: Requirements, mechanisms, and assurance. NASA contractor rep. CR-1999-209347 , NASA Langley Research Center . Rushby, J. 1999. Partitioning in avionics architectures: Requirements, mechanisms, and assurance. NASA contractor rep. CR-1999-209347, NASA Langley Research Center."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361067"},{"volume-title":"Proceedings of the IEEE Design Automation and Test in Europe (DATE\u201903)","author":"Saputra H.","key":"e_1_2_1_51_1","unstructured":"Saputra , H. , Vijaykrishnan , N. , Kandemir , M. , Irwin , M. , Brooks , R. , Kim , S. , and Zhang , W . 2003. Masking the energy behavior of DES encryption . In Proceedings of the IEEE Design Automation and Test in Europe (DATE\u201903) . Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M., Brooks, R., Kim, S., and Zhang, W. 2003. Masking the energy behavior of DES encryption. In Proceedings of the IEEE Design Automation and Test in Europe (DATE\u201903)."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"e_1_2_1_53_1","unstructured":"Senior A. Pankanti S. Hampapur A. Brown L. Tian Y.-L. and Ekin A. 2003. Blinkering surveillance: Enabling video privacy through computer vision. Tech. rep. RC22886 IBM.  Senior A. Pankanti S. Hampapur A. Brown L. Tian Y.-L. and Ekin A. 2003. Blinkering surveillance: Enabling video privacy through computer vision. Tech. rep. RC22886 IBM."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_68"},{"key":"e_1_2_1_55_1","unstructured":"The Math Works Inc. 2006. MATLAB User\u2019s Guide.  The Math Works Inc. 2006. MATLAB User\u2019s Guide."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/358198.358210"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278483"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/956415.956456"},{"volume-title":"Virtex-II Platform FPGAs: Complete Data Sheet","author":"Xilinx Inc. 2005.","key":"e_1_2_1_60_1","unstructured":"Xilinx Inc. 2005. Virtex-II Platform FPGAs: Complete Data Sheet . Xilinx Inc., San Jose, CA. Xilinx Inc. 2005. Virtex-II Platform FPGAs: Complete Data Sheet. Xilinx Inc., San Jose, CA."},{"key":"e_1_2_1_61_1","unstructured":"Xilinx Inc. 2006. Getting started with the embedded development kit (EDK). http:\/\/www.xilink.com\/support\/documentation\/sw_manuals\/edk821_getstarted.pdf.  Xilinx Inc. 2006. Getting started with the embedded development kit (EDK). http:\/\/www.xilink.com\/support\/documentation\/sw_manuals\/edk821_getstarted.pdf."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1754386.1754391","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1754386.1754391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:50Z","timestamp":1750245770000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1754386.1754391"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":61,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,5]]}},"alternative-id":["10.1145\/1754386.1754391"],"URL":"https:\/\/doi.org\/10.1145\/1754386.1754391","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2010,5]]},"assertion":[{"value":"2008-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}