{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T17:59:15Z","timestamp":1767981555393,"version":"3.49.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2010,5]]},"abstract":"<jats:p>Traditional digital circuit synthesis flows start from an HDL behavioral definition and assume that circuit functions are almost completely defined, making don't-care conditions rare. However, recent design methodologies do not always satisfy these assumptions. For instance, third-party IP blocks used in a system-on-chip are often overdesigned for the requirements at hand. By focusing only on the input combinations occurring in a specific application, one could resynthesize the system to greatly reduce its area and power consumption. Therefore we extend modern digital synthesis with a novel technique, called SWEDE, that makes use of extensive external don't-cares. In addition, we utilize such don't-cares present implicitly in existing simulation-based verification environments for circuit customization. Experiments indicate that SWEDE scales to large ICs with half-million input vectors and handles practical cases well.<\/jats:p>","DOI":"10.1145\/1754405.1754411","type":"journal-article","created":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T12:37:24Z","timestamp":1276000644000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Logic synthesis and circuit customization using extensive external don't-cares"],"prefix":"10.1145","volume":"15","author":[{"given":"Kai-Hui","family":"Chang","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA"}]}],"member":"320","published-online":{"date-parts":[[2010,6,10]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ABC. 2007. Berkeley logic synthesis and verification group ABC: A system for sequential synthesis and verification release 80308.  ABC. 2007. Berkeley logic synthesis and verification group ABC: A system for sequential synthesis and verification release 80308."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_2_1_4_1","unstructured":"Avery. 2008. Avery design systems. http:\/\/www.avery-design.com\/.  Avery. 2008. Avery design systems. http:\/\/www.avery-design.com\/."},{"key":"e_1_2_1_5_1","volume-title":"Scalable Hardware Verification with Symbolic Simulation","author":"Bertacco V.","unstructured":"Bertacco , V. 2005. Scalable Hardware Verification with Symbolic Simulation . Springer . Bertacco, V. 2005. Scalable Hardware Verification with Symbolic Simulation. Springer."},{"key":"e_1_2_1_6_1","volume-title":"T.","author":"Bertacco V.","year":"2007","unstructured":"Bertacco , V. , Austin , T. , and Wagner, I. 2007 . Bug underground project. http:\/\/bug.eecs.umich.edu\/. Bertacco, V., Austin, T., and Wagner, I. 2007. Bug underground project. http:\/\/bug.eecs.umich.edu\/."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL'02)","author":"Brayton R. K.","unstructured":"Brayton , R. K. , Gao , M. , Jiang , J.-H. R. , Jiang , Y. , Li , Y. , Mishchenko , A. , Sinha , S. , and Villa , T . 2002. Optimization of multi-value multi-level networks . In Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL'02) . 168--177. Brayton, R. K., Gao, M., Jiang, J.-H. R., Jiang, Y., Li, Y., Mishchenko, A., Sinha, S., and Villa, T. 2002. Optimization of multi-value multi-level networks. In Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL'02). 168--177."},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09)","author":"Chang K.-H.","unstructured":"Chang , K.-H. , Bertacco , V. , and Markov , I. L . 2009. Customizing IP cores for system-on-chip designs using extensive external don't-cares . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09) . 582--585. Chang, K.-H., Bertacco, V., and Markov, I. L. 2009. Customizing IP cores for system-on-chip designs using extensive external don't-cares. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 582--585."},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09)","author":"Choudhury M. R.","unstructured":"Choudhury , M. R. and Mohanram , K . 2009. Masking timing errors on speed-paths in logic circuits . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09) . 87--92. Choudhury, M. R. and Mohanram, K. 2009. Masking timing errors on speed-paths in logic circuits. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 87--92."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06)","author":"Constantinides K.","unstructured":"Constantinides , K. , Plaza , S. , Blome , J. A. , Zhang , B. , Bertacco , V. , Mahlke , S. A. , Austin , T. M. , and Orshansky , M . 2006. BulletProof: A defect-tolerant CMP switch architecture . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06) . 5--16. Constantinides, K., Plaza, S., Blome, J. A., Zhang, B., Bertacco, V., Mahlke, S. A., Austin, T. M., and Orshansky, M. 2006. BulletProof: A defect-tolerant CMP switch architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06). 5--16."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the International Conference on Theory and Applications of Satisfiability (SAT'03)","author":"E\u00e9n N.","unstructured":"E\u00e9n , N. and S\u00f6rensson , N . 2003. An extensible SAT-solver . In Proceedings of the International Conference on Theory and Applications of Satisfiability (SAT'03) . 502--518. E\u00e9n, N. and S\u00f6rensson, N. 2003. An extensible SAT-solver. In Proceedings of the International Conference on Theory and Applications of Satisfiability (SAT'03). 502--518."},{"key":"e_1_2_1_13_1","unstructured":"E E Times. 2008. EDA sales jump in Q4. http:\/\/www.eetimes.com\/showarticle.jhtml?articleid=207001548.  E E Times. 2008. EDA sales jump in Q4. http:\/\/www.eetimes.com\/showarticle.jhtml?articleid=207001548."},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Ganai M. K. and Gupta A. 2007. SAT-Based Scalable Formal Verification Solutions. Springer.   Ganai M. K. and Gupta A. 2007. SAT-Based Scalable Formal Verification Solutions. Springer.","DOI":"10.1007\/978-0-387-69167-1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391571"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403575"},{"key":"e_1_2_1_17_1","unstructured":"Lakshminarayana G. Raghunathan A. Khouri K. S. and Jha N. K. 2001. Method for synthesis of common-case optimized circuits to improve performance and power dissipation. United States Patent 6 308 313 B1.  Lakshminarayana G. Raghunathan A. Khouri K. S. and Jha N. K. 2001. Method for synthesis of common-case optimized circuits to improve performance and power dissipation. United States Patent 6 308 313 B1."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89)","author":"Matsunaga Y.","unstructured":"Matsunaga , Y. and Fujita , M . 1989. Multi-Level logic optimization using binary decision diagrams . In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89) . 556--559. Matsunaga, Y. and Fujita, M. 1989. Multi-Level logic optimization using binary decision diagrams. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89). 556--559."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Workshop on Logic and Synthesis (IWLS'07)","author":"Mishchenko A.","unstructured":"Mishchenko , A. , Brayton , R. , Jiang , J.-H. R. , and Jang , S . 2007. SAT-Based logic optimization and resynthesis . In Proceedings of the International Workshop on Logic and Synthesis (IWLS'07) . 358--364. Mishchenko, A., Brayton, R., Jiang, J.-H. R., and Jang, S. 2007. SAT-Based logic optimization and resynthesis. In Proceedings of the International Workshop on Logic and Synthesis (IWLS'07). 358--364."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.35836"},{"key":"e_1_2_1_22_1","unstructured":"MVSIS. 2005. http:\/\/www-cad.eecs.berkeley.edu\/respep\/research\/mvsis.  MVSIS. 2005. http:\/\/www-cad.eecs.berkeley.edu\/respep\/research\/mvsis."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.137523"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'09)","author":"Sarbishei O.","unstructured":"Sarbishei , O. , Tabandeh , M. , Alizadeh , B. , and Fujita , M . 2009. High-Level optimization of integer multipliers over a finite bit-width with verification capabilities . In Proceedings of the ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'09) . 56--65. Sarbishei, O., Tabandeh, M., Alizadeh, B., and Fujita, M. 2009. High-Level optimization of integer multipliers over a finite bit-width with verification capabilities. In Proceedings of the ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'09). 56--65."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123280"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291063"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"e_1_2_1_30_1","unstructured":"SPECINT. 2000. SpecINT2000 benchmarks http:\/\/www.spec.org\/.  SPECINT. 2000. SpecINT2000 benchmarks http:\/\/www.spec.org\/."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065788"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146998"},{"key":"e_1_2_1_34_1","unstructured":"Walko J. 2007. Europe suppliers score in Apple's iPhone http:\/\/eetimes.eu showarticle. jhtml&quest;articleid=200001829. (EETimes Europe).  Walko J. 2007. Europe suppliers score in Apple's iPhone http:\/\/eetimes.eu showarticle. jhtml&quest;articleid=200001829. (EETimes Europe)."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'96)","author":"Yamashita S.","unstructured":"Yamashita , S. , Sawada , H. , and Nagoya , A . 1996. A new method to express functional permissibilities for LUT based FPGAs and its applications . In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'96) . 254--261. Yamashita, S., Sawada, H., and Nagoya, A. 1996. A new method to express functional permissibilities for LUT based FPGAs and its applications. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'96). 254--261."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.856972"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1754405.1754411","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1754405.1754411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:50Z","timestamp":1750245770000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1754405.1754411"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,5]]}},"alternative-id":["10.1145\/1754405.1754411"],"URL":"https:\/\/doi.org\/10.1145\/1754405.1754411","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]},"assertion":[{"value":"2009-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}