{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:43Z","timestamp":1772164003116,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T00:00:00Z","timestamp":1271116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,13]]},"DOI":"10.1145\/1755888.1755892","type":"proceedings-article","created":{"date-parts":[[2010,4,16]],"date-time":"2010-04-16T10:28:35Z","timestamp":1271413715000},"page":"17-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Operation and data mapping for CGRAs with multi-bank memory"],"prefix":"10.1145","author":[{"given":"Yongjoo","family":"Kim","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, South Korea"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2010,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"key":"e_1_3_2_1_2_1","volume-title":"Power and performance optimization for adres. Master's thesis","author":"Bouwens F.","year":"2006","unstructured":"F. Bouwens . Power and performance optimization for adres. Master's thesis , Delft University of Technology , 2006 . F. Bouwens. Power and performance optimization for adres. Master's thesis, Delft University of Technology, 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1097107.1097127"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.07.002"},{"key":"e_1_3_2_1_5_1","first-page":"363","volume-title":"DATE '06: Proceedings of the conference on Design, automation and test in Europe","author":"Ahn M.","year":"2006","unstructured":"M. Ahn , J. Yoon , Y. Paek , Y. Kim , M. Kiemb , and K. Choi . A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures . In DATE '06: Proceedings of the conference on Design, automation and test in Europe , pages 363 -- 368 , 3001 Leuven, Belgium, Belgium , 2006 . European Design and Automation Association. M. Ahn, J. Yoon, Y. Paek, Y. Kim, M. Kiemb, and K. Choi. A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In DATE '06: Proceedings of the conference on Design, automation and test in Europe, pages 363--368, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370371"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.260"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_14"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/780731.780758"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"e_1_3_2_1_11_1","first-page":"172","volume-title":"ASAP '03: Proceedings of the conference on application-specific systems, architectures, and processors","author":"Lee J.","year":"2003","unstructured":"J. Lee , K. Choi , and N. Dutt . Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures . In ASAP '03: Proceedings of the conference on application-specific systems, architectures, and processors , pages 172 -- 182 , 2003 . IEEE Computer Society. J. Lee, K. Choi, and N. Dutt. Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures. In ASAP '03: Proceedings of the conference on application-specific systems, architectures, and processors, pages 172--182, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_12_1","first-page":"166","volume-title":"Dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"Mei B.","year":"2002","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. De Man , and R. Lauwereins . Dresc: a retargetable compiler for coarse-grained reconfigurable architectures . pages 166 -- 173 , Dec. 2002 . B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. Dresc: a retargetable compiler for coarse-grained reconfigurable architectures. pages 166--173, Dec. 2002."},{"key":"e_1_3_2_1_13_1","first-page":"61","volume-title":"Adres: An architecture with tightly coupled vliw processor and coarsegrained reconfigurable matrix","author":"Mei B.","year":"2003","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. De Man , and R. Lauwereins . Adres: An architecture with tightly coupled vliw processor and coarsegrained reconfigurable matrix . pages 61 -- 70 . 2003 . B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. Adres: An architecture with tightly coupled vliw processor and coarsegrained reconfigurable matrix. pages 61--70. 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542456"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176778"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337583"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356988"}],"event":{"name":"LCTES '10: ACM SIGPLAN\/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Stockholm Sweden","acronym":"LCTES '10","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the ACM SIGPLAN\/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755892","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1755888.1755892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:45:31Z","timestamp":1750236331000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755892"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,13]]},"references-count":20,"alternative-id":["10.1145\/1755888.1755892","10.1145\/1755888"],"URL":"https:\/\/doi.org\/10.1145\/1755888.1755892","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1755951.1755892","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,4,13]]},"assertion":[{"value":"2010-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}