{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:14Z","timestamp":1772163974869,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T00:00:00Z","timestamp":1271116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,13]]},"DOI":"10.1145\/1755888.1755906","type":"proceedings-article","created":{"date-parts":[[2010,4,16]],"date-time":"2010-04-16T10:28:35Z","timestamp":1271413715000},"page":"115-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Elastic computing"],"prefix":"10.1145","author":[{"given":"John Robert","family":"Wernsing","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542481"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078442"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782825"},{"key":"e_1_3_2_1_4_1","unstructured":"Cray Inc. Cray XT5 System. 2008. http:\/\/www.cray.com\/Products\/XT\/Product\/Technology.aspx.  Cray Inc. Cray XT5 System. 2008. http:\/\/www.cray.com\/Products\/XT\/Product\/Technology.aspx."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"e_1_3_2_1_6_1","unstructured":"ElementCXI Inc. ECA-64. http:\/\/www.elementcxi.com\/productbrief.html.  ElementCXI Inc. ECA-64. http:\/\/www.elementcxi.com\/productbrief.html."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371657"},{"key":"e_1_3_2_1_8_1","first-page":"1381","volume-title":"Speech and Signal Processing. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing","author":"Frigo M.","year":"1998","unstructured":"M. Frigo and S. Johnson . FFTW: an Adaptive Software Architecture for the FFT. Acoustics , Speech and Signal Processing. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing , 1998 , pp. 1381 -- 1384 . M. Frigo and S. Johnson. FFTW: an Adaptive Software Architecture for the FFT. Acoustics, Speech and Signal Processing. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, 1998, pp. 1381--1384."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/210184.210189"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774791"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968304"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/832285.835535"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328554.1328560"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Quad-Core Xeon. 2008. http:\/\/www.intel.com.  Intel Quad-Core Xeon. 2008. http:\/\/www.intel.com."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of Workshop on High Performance Embedded Computing (HPEC)","author":"Lewins L.","year":"2008","unstructured":"L. Lewins and K. Prager . Experience and Results Porting HPEC Benchmarks to MONARCH . Proceedings of Workshop on High Performance Embedded Computing (HPEC) , 2008 . L. Lewins and K. Prager. Experience and Results Porting HPEC Benchmarks to MONARCH. Proceedings of Workshop on High Performance Embedded Computing (HPEC), 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1236476"},{"key":"e_1_3_2_1_19_1","volume-title":"Intel QuickAssist Technology Accelerator Abstraction Layer (AAL) 317481-001US","author":"McCallum I.","year":"2007","unstructured":"I. McCallum . Intel QuickAssist Technology Accelerator Abstraction Layer (AAL) 317481-001US . 2007 . http:\/\/download.intel.com\/technology\/platforms\/quickassist\/quickassist_aal_whitepaper.pdf. I. McCallum. Intel QuickAssist Technology Accelerator Abstraction Layer (AAL) 317481-001US. 2007. http:\/\/download.intel.com\/technology\/platforms\/quickassist\/quickassist_aal_whitepaper.pdf."},{"key":"e_1_3_2_1_20_1","volume-title":"GSPx Multicore Applications Conference","author":"McCool M. D.","year":"2006","unstructured":"M. D. McCool . Data-parallel programming on Cell BE and the GPU using the Rapidmind development platform . In GSPx Multicore Applications Conference , 2006 . M. D. McCool. Data-parallel programming on Cell BE and the GPU using the Rapidmind development platform. In GSPx Multicore Applications Conference, 2006."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2008.4806548"},{"key":"e_1_3_2_1_22_1","article-title":"FPGAs in Space","author":"Morris K.","year":"2004","unstructured":"K. Morris . FPGAs in Space : Programmable Logic in Orbit. FPGA and Structured ASIC Journal , August , 2004 . K. Morris. FPGAs in Space: Programmable Logic in Orbit. FPGA and Structured ASIC Journal, August, 2004.","journal-title":"Programmable Logic in Orbit. FPGA and Structured ASIC Journal"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199708)27:8%3C983::AID-SPE117%3E3.0.CO;2-#"},{"key":"e_1_3_2_1_24_1","volume-title":"Nallatech PCIXM FPGA accelerator card","author":"Nallatech Inc.","year":"2008","unstructured":"Nallatech Inc. Nallatech PCIXM FPGA accelerator card , 2008 . http:\/\/www.nallatech.com\/?node_id=1.2.2&id=41. Nallatech Inc. Nallatech PCIXM FPGA accelerator card, 2008. http:\/\/www.nallatech.com\/?node_id=1.2.2&id=41."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400306"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974889"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233649"},{"key":"e_1_3_2_1_28_1","unstructured":"Tilera Tile64 Processor Family. 2008. http:\/\/www.tilera.com\/products\/processors.php.  Tilera Tile64 Processor Family. 2008. http:\/\/www.tilera.com\/products\/processors.php."},{"key":"e_1_3_2_1_29_1","author":"Vuduc R.","year":"2005","unstructured":"R. Vuduc , J. Demmel , and K. Yelick . OSKI: A Library of Automatically Tuned Sparse Matrix Kernels. Journal of Physics , June 2005 . R. Vuduc, J. Demmel, and K. Yelick. OSKI: A Library of Automatically Tuned Sparse Matrix Kernels. Journal of Physics, June 2005.","journal-title":"Journal of Physics"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/509058.509096"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of Workshop on High-Performance Embedded Computing (HPEC)","author":"Williams J.","year":"2008","unstructured":"J. Williams , A. George , J. Richardson , K. Gosrani , and S. Suresh . Fixed and Reconfigurable Multi-Core Device Characterization for HPEC . Proceedings of Workshop on High-Performance Embedded Computing (HPEC) , 2008 . J. Williams, A. George, J. Richardson, K. Gosrani, and S. Suresh. Fixed and Reconfigurable Multi-Core Device Characterization for HPEC. Proceedings of Workshop on High-Performance Embedded Computing (HPEC), 2008."},{"key":"e_1_3_2_1_32_1","volume-title":"Virtex IV FX devices","author":"Xilinx Inc.","year":"2008","unstructured":"Xilinx Inc. Virtex IV FX devices , 2008 . http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/index.htm. Xilinx Inc. Virtex IV FX devices, 2008. http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/index.htm."}],"event":{"name":"LCTES '10: ACM SIGPLAN\/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Stockholm Sweden","acronym":"LCTES '10","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the ACM SIGPLAN\/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755906","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1755888.1755906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:45:34Z","timestamp":1750236334000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755906"}},"subtitle":["a framework for transparent, portable, and adaptive multi-core heterogeneous computing"],"short-title":[],"issued":{"date-parts":[[2010,4,13]]},"references-count":32,"alternative-id":["10.1145\/1755888.1755906","10.1145\/1755888"],"URL":"https:\/\/doi.org\/10.1145\/1755888.1755906","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1755951.1755906","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,4,13]]},"assertion":[{"value":"2010-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}