{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:43Z","timestamp":1772164003022,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T00:00:00Z","timestamp":1271116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,13]]},"DOI":"10.1145\/1755888.1755910","type":"proceedings-article","created":{"date-parts":[[2010,4,16]],"date-time":"2010-04-16T10:28:35Z","timestamp":1271413715000},"page":"143-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Cache vulnerability equations for protecting data in embedded processor caches from soft errors"],"prefix":"10.1145","author":[{"given":"Aviral","family":"Shrivastava","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiley","family":"Jeyapaul","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"353","volume-title":"Process variation in nano-scale memories: failure analysis and process tolerant architecture","author":"Agarwal A.","year":"2004","unstructured":"A. Agarwal , B. Paul , and K. Roy . Process variation in nano-scale memories: failure analysis and process tolerant architecture . pages 353 -- 356 , Oct. 2004 . A. Agarwal, B. Paul, and K. Roy. Process variation in nano-scale memories: failure analysis and process tolerant architecture. pages 353--356, Oct. 2004."},{"key":"e_1_3_2_1_2_1","first-page":"297","volume-title":"Anual proceedings of IEEE symposium on Reliability Physics","author":"Baumann R.","year":"1995","unstructured":"R. Baumann , T. Hossain , S. Murata , and H. Kitagawa . Boron compounds as a dominant source of alpha particles in semiconductor devices . In Anual proceedings of IEEE symposium on Reliability Physics , pages 297 -- 302 , 1995 . R. Baumann, T. Hossain, S. Murata, and H. Kitagawa. Boron compounds as a dominant source of alpha particles in semiconductor devices. In Anual proceedings of IEEE symposium on Reliability Physics, pages 297--302, 1995."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176811"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118507"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315341"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/381694.378859"},{"key":"e_1_3_2_1_8_1","first-page":"113","volume-title":"Twenty-Fifth International Symposium on Fault-Tolerant Computing","author":"Chen L.","year":"1995","unstructured":"L. Chen and A. Avizienis . N-version programming: A fault-tolerance approach to reliability of software operation . In Twenty-Fifth International Symposium on Fault-Tolerant Computing , pages 113 -- 119 , Jun 1995 . L. Chen and A. Avizienis. N-version programming: A fault-tolerance approach to reliability of software operation. In Twenty-Fifth International Symposium on Fault-Tolerant Computing, pages 113--119, Jun 1995."},{"key":"e_1_3_2_1_9_1","volume-title":"International Symposium on, 0: 42, 1997","author":"Gaisler J.","year":"1997","unstructured":"J. Gaisler . Evaluation of a 32-bit microprocessor with builtin concurrent error-detection. Fault-Tolerant Computing , International Symposium on, 0: 42, 1997 . ISSN 0731-3071. doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/FTCS. 1997 .614076. J. Gaisler. Evaluation of a 32-bit microprocessor with builtin concurrent error-detection. Fault-Tolerant Computing, International Symposium on, 0:42, 1997. ISSN 0731-3071. doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/FTCS.1997.614076."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263657"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069985"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.76"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/826038.826937"},{"key":"e_1_3_2_1_14_1","first-page":"1367","volume-title":"Automation and Test in Europe Conference and Exhibition, 2009. DATE '09.","author":"Lee J.","year":"2009","unstructured":"J. Lee and A. Shrivastava . Static analysis to mitigate soft errors in register files. In Design , Automation and Test in Europe Conference and Exhibition, 2009. DATE '09. , pages 1367 -- 1372 , April 2009 . J. Lee and A. Shrivastava. Static analysis to mitigate soft errors in register files. In Design, Automation and Test in Europe Conference and Exhibition, 2009. DATE '09., pages 1367--1372, April 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176810"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.16"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261389"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/977407.978748"},{"key":"e_1_3_2_1_21_1","first-page":"426","volume-title":"Aggressive leakage reduction of srams using error checking and correcting (ecc) techniques","author":"Nourivand A.","year":"2008","unstructured":"A. Nourivand , A. Al-Khalili , and Y. Savaria . Aggressive leakage reduction of srams using error checking and correcting (ecc) techniques . pages 426 -- 429 , Aug. 2008 . doi: 10.1109\/MWSCAS.2008.4616827. 10.1109\/MWSCAS.2008.4616827 A. Nourivand, A. Al-Khalili, and Y. Savaria. Aggressive leakage reduction of srams using error checking and correcting (ecc) techniques. pages 426--429, Aug. 2008. doi: 10.1109\/MWSCAS.2008.4616827."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"e_1_3_2_1_23_1","volume-title":"ARM","author":"Phelan R.","year":"2003","unstructured":"R. Phelan . Addressing soft errors in armcore-based designs. Technical report , ARM , 2003 . R. Phelan. Addressing soft errors in armcore-based designs. Technical report, ARM, 2003."},{"key":"e_1_3_2_1_24_1","unstructured":"polylib. URL http:\/\/icps.u-strasbg.fr\/polylib. PolyLib - A library of polyhedral functions.  polylib. URL http:\/\/icps.u-strasbg.fr\/polylib. PolyLib - A library of polyhedral functions."},{"key":"e_1_3_2_1_25_1","volume-title":"Fault-tolerant computer system design","author":"Pradhan D. K.","year":"1996","unstructured":"D. K. Pradhan , editor. Fault-tolerant computer system design . Prentice-Hall, Inc. , Upper Saddle River, NJ, USA, 1996 . ISBN 0-13-057887-8. D. K. Pradhan, editor. Fault-tolerant computer system design. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1996. ISBN 0-13-057887-8."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125848"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/773473.178254"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"issue":"5","key":"e_1_3_2_1_29_1","first-page":"1532","article-title":"Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors. Nuclear Science","volume":"39","author":"Rockett L. R.","year":"1992","unstructured":"L. R. Rockett Jr . Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors. Nuclear Science , IEEE Transactions on , 39 ( 5 ): 1532 -- 1541 , Oct 1992 . ISSN 0018-9499. doi: 10.1109\/23.173239. 10.1109\/23.173239 L. R. Rockett Jr. Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors. Nuclear Science, IEEE Transactions on, 39(5):1532--1541, Oct 1992. ISSN 0018-9499. doi: 10.1109\/23.173239.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.775633"},{"key":"e_1_3_2_1_31_1","volume-title":"International Conference on, 0: 389, 2002","author":"Shivakumar P.","year":"2002","unstructured":"P. Shivakumar , M. Kistler , S. W. Keckler , D. Burger , and L. Alvisi . Modeling the effect of technology trends on the soft error rate of combinational logic. Dependable Systems and Networks , International Conference on, 0: 389, 2002 . doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/DSN. 2002 .1028924. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. Dependable Systems and Networks, International Conference on, 0:389, 2002. doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/DSN.2002.1028924."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-006-1231-0"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086266"}],"event":{"name":"LCTES '10: ACM SIGPLAN\/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Stockholm Sweden","acronym":"LCTES '10","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGAI ACM Special Interest Group on Artificial Intelligence","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the ACM SIGPLAN\/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755910","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1755888.1755910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:45:34Z","timestamp":1750236334000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755888.1755910"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,13]]},"references-count":35,"alternative-id":["10.1145\/1755888.1755910","10.1145\/1755888"],"URL":"https:\/\/doi.org\/10.1145\/1755888.1755910","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1755951.1755910","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,4,13]]},"assertion":[{"value":"2010-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}