{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T04:16:33Z","timestamp":1752984993241,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T00:00:00Z","timestamp":1271116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,13]]},"DOI":"10.1145\/1755913.1755918","type":"proceedings-article","created":{"date-parts":[[2010,4,27]],"date-time":"2010-04-27T12:45:48Z","timestamp":1272372348000},"page":"27-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["Evaluation of AMD's advanced synchronization facility within a complete transactional memory stack"],"prefix":"10.1145","author":[{"given":"Dave","family":"Christie","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Jae-Woong","family":"Chung","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Stephan","family":"Diestelhorst","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Michael","family":"Hohmuth","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Martin","family":"Pohlack","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Christof","family":"Fetzer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Martin","family":"Nowack","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Torvald","family":"Riegel","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Pascal","family":"Felber","sequence":"additional","affiliation":[{"name":"Universite de Neuchatel, Neuchatel, Switzerland"}]},{"given":"Patrick","family":"Marlier","sequence":"additional","affiliation":[{"name":"Universite de Neuchatel, Neuchatel, Switzerland"}]},{"given":"Etienne","family":"Rivi\u00e8re","sequence":"additional","affiliation":[{"name":"Universite de Neuchatel, Neuchatel, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2010,4,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Advanced Micro Devices","author":"Software Optimization","year":"2007","unstructured":"Software Optimization Guide for AMD Family 10h Proces-- sors. Advanced Micro Devices , Inc ., 3.05 edition, Jan. 2007 . Software Optimization Guide for AMD Family 10h Proces-- sors. Advanced Micro Devices, Inc., 3.05 edition, Jan. 2007."},{"key":"e_1_3_2_1_2_1","unstructured":"Advanced Synchronization Facility -- Proposed Architectural Specification.Advanced Micro Devices Inc. 2.1 edition Mar. 2009.  Advanced Synchronization Facility -- Proposed Architectural Specification.Advanced Micro Devices Inc. 2.1 edition Mar. 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"Validity of the single processor approach to achieving large scale computing capabilities. Readings in computer architecture","author":"Amdahl G. M.","year":"2000","unstructured":"G. M. Amdahl . Validity of the single processor approach to achieving large scale computing capabilities. Readings in computer architecture , 2000 . G. M. Amdahl. Validity of the single processor approach to achieving large scale computing capabilities. Readings in computer architecture, 2000."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379232"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of The IEEE International Symposium on Workload Characterization (IISWC)","author":"Minh C. Cao","year":"2008","unstructured":"C. Cao Minh , J. Chung , C. Kozyrakis , and K. Olukotun . STAMP: Stanford transactional applications for multi-processing . In Proceedings of The IEEE International Symposium on Workload Characterization (IISWC) , Seattle, WA, USA , Sept. 2008 . C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. In Proceedings of The IEEE International Symposium on Workload Characterization (IISWC), Seattle, WA, USA, Sept. 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"e_1_3_2_1_8_1","volume-title":"HP Labs -- Bay Area Workshop on Transactional Memory","author":"Click C.","year":"2009","unstructured":"C. Click . Azul's experiences with hardware transactional memory . In HP Labs -- Bay Area Workshop on Transactional Memory , Jan. 2009 . C. Click. Azul's experiences with hardware transactional memory. In HP Labs -- Bay Area Workshop on Transactional Memory, Jan. 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM)","author":"Diestelhorst S.","year":"2008","unstructured":"S. Diestelhorst and M. Hohmuth . Hardware acceleration for lock-free data structures and software-transactional memory . In Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM) , Boston, MA, USA , Apr. 2008 . S. Diestelhorst and M. Hohmuth. Hardware acceleration for lock-free data structures and software-transactional memory. In Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM), Boston, MA, USA, Apr. 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT)","author":"Felber P.","year":"2007","unstructured":"P. Felber , C. Fetzer , U. M\u00fcller , T. Riegel , M. S\u00fc\u00dfkraut , and H. Sturzrehm . Transactifying applications using an open com-- piler framework . In Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT) , Portland, OR, USA , Aug. 2007 . P. Felber, C. Fetzer, U. M\u00fcller, T. Riegel, M. S\u00fc\u00dfkraut, and H. Sturzrehm. Transactifying applications using an open com-- piler framework. In Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), Portland, OR, USA, Aug. 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/99163.99185"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"volume-title":"IBM, Sun, 1.0 edition","year":"2009","key":"e_1_3_2_1_17_1","unstructured":"Intel. Draft Specification of Transactional Language Constructs for C++. Intel , IBM, Sun, 1.0 edition , Aug. 2009 . Intel. Draft Specification of Transactional Language Constructs for C++. Intel, IBM, Sun, 1.0 edition, Aug. 2009."},{"volume-title":"Nov.","year":"2008","key":"e_1_3_2_1_18_1","unstructured":"Intel. Intel Transactional Memory Compiler and Runtime Application Binary Interface. Intel, 1.0.1 edition , Nov. 2008 . Intel. Intel Transactional Memory Compiler and Runtime Application Binary Interface. Intel, 1.0.1 edition, Nov. 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT)","author":"Lev Y.","year":"2007","unstructured":"Y. Lev , M. Moir , and D. Nussbaum . PhTM: Phased transactional memory . In Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT) , Portland, OR, USA , Aug. 2007 . Y. Lev, M. Moir, and D. Nussbaum. PhTM: Phased transactional memory. In Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), Portland, OR, USA, Aug. 2007."},{"key":"e_1_3_2_1_22_1","volume-title":"May","author":"Lie S.","year":"2004","unstructured":"S. Lie . Hardware support for unbounded transactional memory. Master's thesis , May 2004 . Massachusetts Institute of Technology . S. Lie. Hardware support for unbounded transactional memory. Master's thesis, May 2004. Massachusetts Institute of Technology."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250673"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2006.05.010"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.9"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250676"},{"key":"e_1_3_2_1_30_1","volume-title":"Workshop on Transactional Memory Workloads.","author":"Skare T.","year":"2006","unstructured":"T. Skare and C. Kozyrakis . Early release: Friend or foe? In Workshop on Transactional Memory Workloads. Jun 2006 . T. Skare and C. Kozyrakis. Early release: Friend or foe? In Workshop on Transactional Memory Workloads. Jun 2006."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"EuroSys '10: Fifth EuroSys Conference 2010","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Paris France","acronym":"EuroSys '10"},"container-title":["Proceedings of the 5th European conference on Computer systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755913.1755918","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1755913.1755918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:34Z","timestamp":1750250734000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755913.1755918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,13]]},"references-count":32,"alternative-id":["10.1145\/1755913.1755918","10.1145\/1755913"],"URL":"https:\/\/doi.org\/10.1145\/1755913.1755918","relation":{},"subject":[],"published":{"date-parts":[[2010,4,13]]},"assertion":[{"value":"2010-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}