{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:25Z","timestamp":1750307605142,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,13]],"date-time":"2010-04-13T00:00:00Z","timestamp":1271116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,13]]},"DOI":"10.1145\/1755913.1755919","type":"proceedings-article","created":{"date-parts":[[2010,4,27]],"date-time":"2010-04-27T12:45:48Z","timestamp":1272372348000},"page":"41-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Transactional memory support for scalable and transparent parallelization of multiplayer games"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Lupei","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bogdan","family":"Simion","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Pinto","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Misler","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihai","family":"Burcea","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Krick","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristiana","family":"Amza","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,4,13]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/IPDPS.2004.1303003"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1023\/A:1025718026938"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1065944.1065982"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1023\/B:MTAP.0000026839.31028.9f"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1007\/11864219_14"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/CGO.2007.38"},{"key":"e_1_3_2_1_7_1","volume-title":"TRANSACT","author":"Dragojevic A.","year":"2008","unstructured":"A. Dragojevic , R. Guerraoui , and M. Kapalka . Dividing transactional memories by zero . TRANSACT , 2008 . A. Dragojevic, R. Guerraoui, and M. Kapalka. Dividing transactional memories by zero. TRANSACT, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1542476.1542494"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1345206.1345241"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1542275.1542298"},{"unstructured":"Intel Corporation. Intel C++ STM Compiler Prototype Edition 2.0 Language Extenstions and User Guide. 2008.  Intel Corporation. Intel C++ STM Compiler Prototype Edition 2.0 Language Extenstions and User Guide. 2008.","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/1504176.1504182"},{"key":"e_1_3_2_1_13_1","volume-title":"Using transactions in delaunay mesh generation","author":"Kulkarni M.","year":"2006","unstructured":"M. Kulkarni , K. Pingali , and L. P. Chew . Using transactions in delaunay mesh generation . 2006 . M. Kulkarni, K. Pingali, and L. P. Chew. Using transactions in delaunay mesh generation. 2006."},{"key":"e_1_3_2_1_14_1","first-page":"47","volume-title":"The 13th Workshop on the Interaction between Compilers and Computer Architectures 2009 (Interact 2009","author":"Lupei D.","year":"2009","unstructured":"D. Lupei , A. Czajkowski , C. Segulja , M. Stumm , and C. Amza . Automatic adaptation of transactional memory state management to application conflict patterns . In The 13th Workshop on the Interaction between Compilers and Computer Architectures 2009 (Interact 2009 ), pages 47 -- 56 , February 2009 . D. Lupei, A. Czajkowski, C. Segulja,M. Stumm, and C. Amza. Automatic adaptation of transactional memory state management to application conflict patterns. In The 13th Workshop on the Interaction between Compilers and Computer Architectures 2009 (Interact 2009), pages 47--56, February 2009."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers and Hardware Support for Transactional Computing (TRANSACT)","author":"Marathe V.J.","year":"2006","unstructured":"V.J. Marathe , M. F. Spear , C. Heriot , A. Acharya , D. Eisenstat , W. N. Scherer III, and M. L. Scott . Lowering the overhead of nonblocking software transactional memory . In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers and Hardware Support for Transactional Computing (TRANSACT) , June 2006 . V.J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the overhead of nonblocking software transactional memory. In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers and Hardware Support for Transactional Computing (TRANSACT), June 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/585740.585768"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1449764.1449780"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1007\/11864219_20"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1248377.1248415"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/1122971.1123001"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/IISWC.2007.4362186"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1007\/11864219_13"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/1504176.1504183"}],"event":{"sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"acronym":"EuroSys '10","name":"EuroSys '10: Fifth EuroSys Conference 2010","location":"Paris France"},"container-title":["Proceedings of the 5th European conference on Computer systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755913.1755919","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1755913.1755919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:34Z","timestamp":1750250734000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1755913.1755919"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,13]]},"references-count":23,"alternative-id":["10.1145\/1755913.1755919","10.1145\/1755913"],"URL":"https:\/\/doi.org\/10.1145\/1755913.1755919","relation":{},"subject":[],"published":{"date-parts":[[2010,4,13]]},"assertion":[{"value":"2010-04-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}