{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:05Z","timestamp":1750307405602,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,24]],"date-time":"2010-04-24T00:00:00Z","timestamp":1272067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,24]]},"DOI":"10.1145\/1772954.1772959","type":"proceedings-article","created":{"date-parts":[[2010,4,27]],"date-time":"2010-04-27T12:45:48Z","timestamp":1272372348000},"page":"12-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["TAO"],"prefix":"10.1145","author":[{"given":"Edson","family":"Borin","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Cheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"suffix":"Jr.","given":"Mauricio","family":"Breternitz","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Shiliang","family":"Hu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Esfir","family":"Natanzon","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Israel"}]},{"given":"Shai","family":"Rotem","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Israel"}]},{"given":"Roni","family":"Rosner","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2010,4,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977648"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 36th international symposium on microarchitecture (MICRO'03)","author":"Baraz L.","year":"2003","unstructured":"Baraz , L. , Devor , T. , Etzion , O. , Goldenberg , S. , Skalesky , A. , Wang , and Y. , Zemach , Y. IA-32 Execution Layer : A Two Phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-based Systems . In Proceedings of the 36th international symposium on microarchitecture (MICRO'03) . San Diego, CA , 2003 . Baraz, L., Devor, T., Etzion, O., Goldenberg, S., Skalesky, A., Wang, and Y., Zemach, Y. IA-32 Execution Layer: A Two Phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-based Systems. In Proceedings of the 36th international symposium on microarchitecture (MICRO'03). San Diego, CA, 2003."},{"key":"e_1_3_2_1_3_1","volume-title":"Massachusetts Institute of Technology","author":"Bruening D. L.","year":"2004","unstructured":"Bruening , D. L. Efficient , Transparent, and Comprehensive Runtime Code Manipulation . Ph.D thesis , Massachusetts Institute of Technology , 2004 . Bruening, D. L. Efficient, Transparent, and Comprehensive Runtime Code Manipulation. Ph.D thesis, Massachusetts Institute of Technology, 2004."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of international conference on parallel processing (ICPP'03)","author":"Chen L-L","year":"2003","unstructured":"Chen , L-L . and Wu , Y . Aggressive Compiler Optimization and Parallelization with Thread-Level Speculation . In Proceedings of international conference on parallel processing (ICPP'03) . Kaohsiung, Taiwan , 2003 . Chen, L-L. and Wu, Y. Aggressive Compiler Optimization and Parallelization with Thread-Level Speculation. In Proceedings of international conference on parallel processing (ICPP'03). Kaohsiung, Taiwan, 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859668"},{"key":"e_1_3_2_1_6_1","volume-title":"Digest of Technical Papers of 1995 IEEE international solid-state circuits conference (ISSCC'95).","author":"Colwell B.","year":"1995","unstructured":"Colwell , B. , and Steck , R . A 0.6 um BiCMOS processor with dynamic execution . In Digest of Technical Papers of 1995 IEEE international solid-state circuits conference (ISSCC'95). San Francisco, CA , 1995 . Colwell, B., and Steck, R. A 0.6 um BiCMOS processor with dynamic execution. In Digest of Technical Papers of 1995 IEEE international solid-state circuits conference (ISSCC'95). San Francisco, CA, 1995."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996852"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931892"},{"key":"e_1_3_2_1_10_1","volume-title":"The Performance Potential of Trace-based Dynamic Optimization. Tech. report","author":"Fahs B.","year":"2005","unstructured":"Fahs , B. , Mahesri , A. , Spadini , F. , Patel , S. , and Lumetta , S . The Performance Potential of Trace-based Dynamic Optimization. Tech. report , University of Illinois at Urbana-Champaign , 2005 . Fahs, B., Mahesri, A., Spadini, F., Patel, S., and Lumetta, S. The Performance Potential of Trace-based Dynamic Optimization. Tech. report, University of Illinois at Urbana-Champaign, 2005."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822729"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335264"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_14_1","volume-title":"Hardware Support for Control Transfers in Code Caches. In proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'03)","author":"Kim H-S","year":"2003","unstructured":"Kim , H-S . and Smith , J . Hardware Support for Control Transfers in Code Caches. In proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'03) . Washington, DC , 2003 . Kim, H-S. and Smith, J. Hardware Support for Control Transfers in Code Caches. In proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'03). Washington, DC, 2003."},{"key":"e_1_3_2_1_15_1","unstructured":"Klaiber A. The Technology Behind the Crusoe Processors. White Paper http:\/\/www.charmed.com\/PDF\/CrusoeTechnologyWhitePaper 1-19-00.pdf Jan. 2000.  Klaiber A. The Technology Behind the Crusoe Processors. White Paper http:\/\/www.charmed.com\/PDF\/CrusoeTechnologyWhitePaper 1-19-00.pdf Jan. 2000."},{"key":"e_1_3_2_1_16_1","volume-title":"October","author":"Krewell K.","year":"2003","unstructured":"Krewell , K. Transmeta Gets More Efficeon. Microprocessor report. v.17 , October , 2003 Krewell, K. Transmeta Gets More Efficeon. Microprocessor report. v.17, October, 2003"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555812"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300991"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339655"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"e_1_3_2_1_23_1","volume-title":"Advanced compiler design and implementation","author":"Muchnick S. S.","year":"1998","unstructured":"Muchnick , S. S. Advanced compiler design and implementation , Morgan Kaufmann Publishers Inc ., San Francisco, CA, 1998 Muchnick, S. S. Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250684"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360160"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006715"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243854"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822824"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220166"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2392163.2392166"}],"event":{"name":"CGO '10: 8th Annual IEEE\/ ACM International Symposium on Code Generation and Optimization","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS uArch"],"location":"Toronto Ontario Canada","acronym":"CGO '10"},"container-title":["Proceedings of the 8th annual IEEE\/ACM international symposium on Code generation and optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1772954.1772959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1772954.1772959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:27Z","timestamp":1750246767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1772954.1772959"}},"subtitle":["two-level atomicity for dynamic binary optimizations"],"short-title":[],"issued":{"date-parts":[[2010,4,24]]},"references-count":31,"alternative-id":["10.1145\/1772954.1772959","10.1145\/1772954"],"URL":"https:\/\/doi.org\/10.1145\/1772954.1772959","relation":{},"subject":[],"published":{"date-parts":[[2010,4,24]]},"assertion":[{"value":"2010-04-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}