{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:05Z","timestamp":1750307405781,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,4,24]],"date-time":"2010-04-24T00:00:00Z","timestamp":1272067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,4,24]]},"DOI":"10.1145\/1772954.1772975","type":"proceedings-article","created":{"date-parts":[[2010,4,27]],"date-time":"2010-04-27T12:45:48Z","timestamp":1272372348000},"page":"141-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Speculative parallelization of partial reduction variables"],"prefix":"10.1145","author":[{"given":"Liang","family":"Han","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corp., Santa Clara, CA, USA"}]},{"given":"James M.","family":"Tuck","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,4,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/93548.93583"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/564870.564885"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/645669.665220"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781502"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661873"},{"key":"e_1_3_2_1_7_1","volume-title":"Texas A&M","author":"Dang F.","year":"2001","unstructured":"F. Dang , H. Yu , and L. Rauchwerger . The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops. Technical report , Texas A&M University , 2001 . F. Dang, H. Yu, and L. Rauchwerger. The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops. Technical report, Texas A&M University, 2001."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the First GCC Developers Summit","author":"Novillo Diego","year":"2003","unstructured":"Diego Novillo . Tree SSA -- A New Optimization Infrastructure for GCC . In Proceedings of the First GCC Developers Summit , May 2003 . Diego Novillo. Tree SSA -- A New Optimization Infrastructure for GCC. In Proceedings of the First GCC Developers Summit, May 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178255"},{"key":"e_1_3_2_1_10_1","first-page":"243","volume-title":"Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques","author":"Garzaran M.J.","unstructured":"M.J. Garzaran , M. Prvulovic , Y. Zhangy , J. Torrellas , A. Jula , H. Yu , and L. Rauchwerger . Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors . In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques , page 243 . IEEE Computer Society, 2001. M.J. Garzaran, M. Prvulovic, Y. Zhangy, J. Torrellas, A. Jula, H. Yu, and L. Rauchwerger. Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, page 243. IEEE Computer Society, 2001."},{"key":"e_1_3_2_1_11_1","unstructured":"GNU Compiler Collection. URL 2009. http:\/\/gcc.gnu.org\/.  GNU Compiler Collection. URL 2009. http:\/\/gcc.gnu.org\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/200994.201003"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/99583.99597"},{"key":"e_1_3_2_1_18_1","volume-title":"Parallelization in the Presence of Generalized Induction and Reduction Variables. In ACM Int. Conf. on Supercomputing (ICS95)","author":"Pottenger B.","year":"1995","unstructured":"B. Pottenger and R. Eigenmann . Parallelization in the Presence of Generalized Induction and Reduction Variables. In ACM Int. Conf. on Supercomputing (ICS95) , 1995 . B. Pottenger and R. Eigenmann. Parallelization in the Presence of Generalized Induction and Reduction Variables. In ACM Int. Conf. on Supercomputing (ICS95), 1995."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.752782"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181319"},{"key":"e_1_3_2_1_23_1","volume-title":"January","author":"Renau J.","year":"2005","unstructured":"J. Renau , B. Fraguela , J. Tuck , W. Liu , M. Prvulovic , L. Ceze , S. Sarangi , P. Sack , K. Strauss , and P. Montesinos . SESC Simulator , January 2005 . http:\/\/sesc.sourceforge.net. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator, January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237581"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/266670.266697"},{"key":"e_1_3_2_1_29_1","volume-title":"Hot Chips","author":"Tremblay M.","year":"1999","unstructured":"M. Tremblay . MAJC : Microprocessor Architecture for Java Computing . Hot Chips , August 1999 . M. Tremblay. MAJC: Microprocessor Architecture for Java Computing. Hot Chips, August 1999."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018730501763"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290963"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229443"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008168528240"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335238"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605416"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605416"},{"key":"e_1_3_2_1_38_1","first-page":"39","volume-title":"Proceedings of the international symposium on Code Generation and Optimization: feedback-directed and runtime optimization","author":"Zhai A.","year":"2004","unstructured":"A. Zhai , C.B. Colohan , J.G. Steffan , and T.C. Mowry . Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads . In Proceedings of the international symposium on Code Generation and Optimization: feedback-directed and runtime optimization , page 39 , Palo Alto, California , 2004 . IEEE Computer Society. A. Zhai, C.B. Colohan, J.G. Steffan, and T.C. Mowry. Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads. In Proceedings of the international symposium on Code Generation and Optimization: feedback-directed and runtime optimization, page 39, Palo Alto, California, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345251"},{"key":"e_1_3_2_1_40_1","volume-title":"A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report","author":"Zhang Y.","year":"1998","unstructured":"Y. Zhang , L. Rauchwerger , and J. Torrellas . A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report , 1998 . Y. Zhang, L. Rauchwerger, and J. Torrellas. A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical report, 1998."}],"event":{"name":"CGO '10: 8th Annual IEEE\/ ACM International Symposium on Code Generation and Optimization","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS uArch"],"location":"Toronto Ontario Canada","acronym":"CGO '10"},"container-title":["Proceedings of the 8th annual IEEE\/ACM international symposium on Code generation and optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1772954.1772975","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1772954.1772975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:27Z","timestamp":1750246767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1772954.1772975"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,24]]},"references-count":40,"alternative-id":["10.1145\/1772954.1772975","10.1145\/1772954"],"URL":"https:\/\/doi.org\/10.1145\/1772954.1772975","relation":{},"subject":[],"published":{"date-parts":[[2010,4,24]]},"assertion":[{"value":"2010-04-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}