{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:27:39Z","timestamp":1767421659323,"version":"3.41.0"},"reference-count":64,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0719936"],"award-info":[{"award-number":["CNS-0719936"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2010,8]]},"abstract":"<jats:p>In order to continue technology scaling beyond CMOS, diverse nanoarchitectures have been proposed in recent years based on emerging nanodevices, such as nanotubes, nanowires, etc. Among them, some hybrid nano\/CMOS reconfigurable architectures enjoy the advantage that they can be fabricated using photolithography. NATURE is one such architecture that we have proposed recently. It comprises CMOS reconfigurable logic and CMOS fabrication-compatible nano RAMs. It uses distributed high-density and fast nano RAMs as on-chip storage for storing multiple reconfiguration copies, enabling fine-grain cycle-by-cycle reconfiguration. It supports a highly efficient computational model, called temporal logic folding, which makes possible more than an order of magnitude improvement in logic density and area-delay product, significant power reduction, and significant design flexibility in performing area-delay trade-offs.<\/jats:p>\n          <jats:p>In this article, we extend NATURE in various dimensions, evaluating various FPGA approaches in the context of today's emerging technologies. First, we explore the introduction of embedded coarse-grain modules in the fine-grain NATURE architecture and present a unified dynamically reconfigurable architecture, which can significantly enhance NATURE's computation power for data-dominated applications. Second, we explore a 3D architecture for NATURE in which the nano RAM for reconfiguration storage is on one layer and the rest of the CMOS logic on another layer. This leads to further improvements in logic density and performance. Finally, we explore the possibility of using FinFETs, an emerging double-gate CMOS technology, to implement NATURE. Since power consumption is an important consideration in the deep nanometer regime, especially for FPGAs, we present a back-gate biasing methodology for flexible threshold voltage adjustment in FinFETs to significantly reduce NATURE's power consumption. Simulation results demonstrate the efficacy of the proposed methods.<\/jats:p>","DOI":"10.1145\/1777401.1777403","type":"journal-article","created":{"date-parts":[[2010,8,11]],"date-time":"2010-08-11T12:57:24Z","timestamp":1281531444000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Low-power 3D nano\/CMOS hybrid dynamically reconfigurable architecture"],"prefix":"10.1145","volume":"6","author":[{"given":"Wei","family":"Zhang","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, CO"}]}],"member":"320","published-online":{"date-parts":[[2010,8,13]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2009. Altera. http:\/\/www.altera.com.  Altera. 2009. Altera. http:\/\/www.altera.com."},{"volume-title":"Proceedings of the International Solid-State Device Research Conference 285--288","author":"Avci U.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912024"},{"volume-title":"Proceedings of the International Workshop on Field Programmable Logic and Applications. 213--222","author":"Betz V.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl025875l"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"volume-title":"Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54","year":"1996","author":"DeHon A.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the International Conference on Nano-Networks. 1--5.","year":"2006","author":"Dehon A.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 758--764","author":"Dong C.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_2_1_12_1","unstructured":"Fossum J. G. 2009. UFDG. http:\/\/www.soi.tec.ufl.edu\/.  Fossum J. G. 2009. UFDG. http:\/\/www.soi.tec.ufl.edu\/."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.748165"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1627"},{"volume-title":"Proceedings of the International Electron Devices Meeting. 459--462","author":"Hosomi M.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009867"},{"key":"e_1_2_1_18_1","unstructured":"IBM. 2007. IBM embedded DRAM.  IBM. 2007. IBM embedded DRAM."},{"key":"e_1_2_1_19_1","unstructured":"Intel. 2009. Intel PCM. http:\/\/www.intc.com\/releasedetail.cfm?ReleaseID=419417.  Intel. 2009. Intel PCM. http:\/\/www.intc.com\/releasedetail.cfm?ReleaseID=419417."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl035185x"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e90-d.12.1947"},{"key":"e_1_2_1_22_1","first-page":"896","article-title":"Macro model and sense amplifier for a MRAM","volume":"41","author":"Kim J.-H.","year":"2002","journal-title":"J. Korean Phys. Soc."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388565"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884079"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.53"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269271"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.2696"},{"volume-title":"Proceedings of the International Computer Symposium. 1326--1333","author":"Lee W. H.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853700"},{"volume-title":"Proceedings of the International Conference on Computer Design. 560--567","author":"Muttreja A.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","unstructured":"Nantero. 2008. Nantero. http:\/\/www.nantero.com.  Nantero. 2008. Nantero. http:\/\/www.nantero.com."},{"key":"e_1_2_1_38_1","unstructured":"NEC. 2006. NEC embedded DRAM. http:\/\/www.necel.com\/process\/en\/edram.html.  NEC. 2006. NEC embedded DRAM. http:\/\/www.necel.com\/process\/en\/edram.html."},{"key":"e_1_2_1_39_1","unstructured":"NEC. 2007. MRAM. http:\/\/www.nec.co.jp\/press\/en\/0711\/3001.html.  NEC. 2007. MRAM. http:\/\/www.nec.co.jp\/press\/en\/0711\/3001.html."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"volume-title":"Proceedings of the Symposium on VLSI Circuits. 145--148","author":"Perissakis S.","key":"e_1_2_1_42_1"},{"key":"e_1_2_1_43_1","unstructured":"PTM. 2009. Predictive technology model. http:\/\/www.eas.asu.edu\/ptm\/.  PTM. 2009. Predictive technology model. http:\/\/www.eas.asu.edu\/ptm\/."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147094"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 217--224","author":"Roy K.","key":"e_1_2_1_45_1"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.289.5476.94"},{"key":"e_1_2_1_47_1","unstructured":"SIA. 2009. International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net.  SIA. 2009. International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811804"},{"volume-title":"Proceedings of the Symposium on FPGAs for Custom Computing Machines. 22--28","author":"Trimberger S.","key":"e_1_2_1_52_1"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1049\/mnl:20070034"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.907288"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368666"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2008.4606934"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.21"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147091"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629091.1629093"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1568485.1568487"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278558"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629091.1629092"},{"volume-title":"Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43","author":"Zhao W.","key":"e_1_2_1_63_1"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278560"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1777401.1777403","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1777401.1777403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:25:52Z","timestamp":1750278352000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1777401.1777403"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":64,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,8]]}},"alternative-id":["10.1145\/1777401.1777403"],"URL":"https:\/\/doi.org\/10.1145\/1777401.1777403","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2010,8]]},"assertion":[{"value":"2009-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}