{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:59Z","timestamp":1759147619549,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785487","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"15-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Timing-driven variation-aware nonuniform clock mesh synthesis"],"prefix":"10.1145","author":[{"given":"Ameer","family":"Abdelhadi","sequence":"first","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa 32000, Israel, Israel"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa 32000, Israel, Israel"}]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa 32000, Israel, Israel"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa 32000, Israel, Israel"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"e_1_3_2_1_2_1","first-page":"1.144","volume-title":"The Clock Distribution of the Power4 Microprocessor,\" Proceedings of the IEEE International Solid-State Circuits Conference","author":"Restle P. J.","year":"2002","unstructured":"P. J. Restle , \" The Clock Distribution of the Power4 Microprocessor,\" Proceedings of the IEEE International Solid-State Circuits Conference , pp. 1.144 -- 1.145 , February 2002 . P. J. Restle et al., \"The Clock Distribution of the Power4 Microprocessor,\" Proceedings of the IEEE International Solid-State Circuits Conference, pp. 1.144--1.145, February 2002."},{"key":"e_1_3_2_1_3_1","first-page":"402","article-title":"The Design and Analysis of the Clock Distribution Network for a 1.2 GHz Alpha Microprocessor","author":"Xanthopoulos T.","year":"2001","unstructured":"T. Xanthopoulos , \" The Design and Analysis of the Clock Distribution Network for a 1.2 GHz Alpha Microprocessor ,\" Proceedings of the IEEE International Solid-State Circuits Conference , pp. 402 -- 403 , February 2001 . T. Xanthopoulos et al., \"The Design and Analysis of the Clock Distribution Network for a 1.2 GHz Alpha Microprocessor,\" Proceedings of the IEEE International Solid-State Circuits Conference, pp. 402--403, February 2001.","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"e_1_3_2_1_5_1","first-page":"1512","article-title":"Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache","author":"Tam S.","year":"2006","unstructured":"S. Tam , \" Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache ,\" Proceedings of the IEEE International Solid--State Circuits Conference , pp. 1512 -- 1521 , February 2006 . S. Tam et al., \"Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache,\" Proceedings of the IEEE International Solid--State Circuits Conference, pp. 1512--1521, February 2006.","journal-title":"Proceedings of the IEEE International Solid--State Circuits Conference"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.33"},{"key":"e_1_3_2_1_7_1","first-page":"2","article-title":"Designing the Best Clock Distribution Network","author":"Restle P. J.","year":"1998","unstructured":"P. J. Restle and A. Deutsch , \" Designing the Best Clock Distribution Network ,\" Proceedings of the IEEE Symposium on VLSI Circuits , pp. 2 -- 5 , June 1998 . P. J. Restle and A. Deutsch, \"Designing the Best Clock Distribution Network,\" Proceedings of the IEEE Symposium on VLSI Circuits, pp. 2--5, June 1998.","journal-title":"Proceedings of the IEEE Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855928"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531609"},{"key":"e_1_3_2_1_10_1","first-page":"250","article-title":"MeshWorks: an Efficient Framework for Planning, Synthesis and Optimization of Clock Mesh Networks","author":"Rajaram A.","year":"2008","unstructured":"A. Rajaram and D. Z. Pan , \" MeshWorks: an Efficient Framework for Planning, Synthesis and Optimization of Clock Mesh Networks ,\" Proceedings of the IEEE Asia and South Pacific Design Automation Conference , pp. 250 -- 257 , January 2008 . A. Rajaram and D. Z. Pan, \"MeshWorks: an Efficient Framework for Planning, Synthesis and Optimization of Clock Mesh Networks,\" Proceedings of the IEEE Asia and South Pacific Design Automation Conference, pp. 250--257, January 2008.","journal-title":"Proceedings of the IEEE Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"Power Dissipation in Basic Global Clock Distribution Networks","author":"Sobczyk A. L.","year":"2007","unstructured":"A. L. Sobczyk , A. W. Luczyk , and W. A. Pleskacz , \" Power Dissipation in Basic Global Clock Distribution Networks ,\" Proceedings of the IEEE Design and Diagnostics of Electronic Circuits and Systems , pp. 1 -- 4 , April 2007 . A. L. Sobczyk, A. W. Luczyk, and W. A. Pleskacz, \"Power Dissipation in Basic Global Clock Distribution Networks,\" Proceedings of the IEEE Design and Diagnostics of Electronic Circuits and Systems, pp. 1--4, April 2007.","journal-title":"Proceedings of the IEEE Design and Diagnostics of Electronic Circuits and Systems"},{"key":"e_1_3_2_1_13_1","first-page":"1227","volume-title":"Different Approaches for Clock Skew Analysis in Present and Future Synchronous IC's,\" Proceedings of the International Conference on \"Computer as a Tool","author":"Tosik G.","year":"2007","unstructured":"G. Tosik , L. M. S. Gallego , and Z. Lisik , \" Different Approaches for Clock Skew Analysis in Present and Future Synchronous IC's,\" Proceedings of the International Conference on \"Computer as a Tool ,\" pp. 1227 -- 1232 , September 2007 . G. Tosik, L. M. S. Gallego, and Z. Lisik, \"Different Approaches for Clock Skew Analysis in Present and Future Synchronous IC's,\" Proceedings of the International Conference on \"Computer as a Tool,\" pp. 1227--1232, September 2007."},{"key":"e_1_3_2_1_14_1","first-page":"122","article-title":"Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay","author":"Mehrotra V.","year":"2001","unstructured":"V. Mehrotra and D. Boning , \" Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay ,\" Proceedings of the IEEE International Interconnect Technology Conference , pp. 122 -- 124 , June 2001 . V. Mehrotra and D. Boning, \"Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay,\" Proceedings of the IEEE International Interconnect Technology Conference, pp. 122--124, June 2001.","journal-title":"Proceedings of the IEEE International Interconnect Technology Conference"},{"key":"e_1_3_2_1_15_1","first-page":"520","article-title":"Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution","author":"Abe S.","year":"2008","unstructured":"S. Abe , M. Hashimoto , and T. Onoye , \" Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution ,\" Proceedings of the IEEE International Symposium on Quality Electronic Design , pp. 520 -- 525 , March 2008 . S. Abe, M. Hashimoto, and T. Onoye, \"Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution,\" Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 520--525, March 2008.","journal-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design"},{"key":"e_1_3_2_1_16_1","first-page":"68","article-title":"Reduced Delay Uncertainty in High Performance Clock Distribution Networks","author":"Velenis D.","year":"2003","unstructured":"D. Velenis , M. C. Papaefthymiou , and E. G. Friedman , \" Reduced Delay Uncertainty in High Performance Clock Distribution Networks ,\" Proceedings of the IEEE Design Automation and Test in Europe Conference , pp. 68 -- 73 , March 2003 . D. Velenis, M. C. Papaefthymiou, and E. G. Friedman, \"Reduced Delay Uncertainty in High Performance Clock Distribution Networks,\" Proceedings of the IEEE Design Automation and Test in Europe Conference, pp. 68--73, March 2003.","journal-title":"Proceedings of the IEEE Design Automation and Test in Europe Conference"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71056-3","volume-title":"Timing Optimization Through Clock Skew Scheduling","author":"Kourtev I. S.","year":"2009","unstructured":"I. S. Kourtev , B. Taskin , and E. G. Friedman , Timing Optimization Through Clock Skew Scheduling , Second Edition, Springer Science +Business Media, 2009 . I. S. Kourtev, B. Taskin, and E. G. Friedman, Timing Optimization Through Clock Skew Scheduling, Second Edition, Springer Science+Business Media, 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARRAYS.1988.18091"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240593"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-1098-6","volume-title":"Computational Geometry: an Introduction","author":"Preparata F. P.","year":"1985","unstructured":"F. P. Preparata and M. I. Shamos , Computational Geometry: an Introduction , Springer-Verlag , 1985 . F. P. Preparata and M. I. Shamos, Computational Geometry: an Introduction, Springer-Verlag, 1985."}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785487","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:48Z","timestamp":1750246788000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785487"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":20,"alternative-id":["10.1145\/1785481.1785487","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785487","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}