{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:42Z","timestamp":1771613742958,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785494","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"49-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Via configurable three-input lookup-tables for structured ASICs"],"prefix":"10.1145","author":[{"given":"Yu-Chen","family":"Chen","sequence":"first","affiliation":[{"name":"Yuan Ze University, Chung-Li, Taiwan Roc"}]},{"given":"Hou-Yu","family":"Pang","sequence":"additional","affiliation":[{"name":"Yuan Ze University, Chung-Li, Taiwan Roc"}]},{"given":"Kuen-Wen","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University, Chung-Li, Taiwan Roc"}]},{"given":"Rung-Bin","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University, Chung-Li, Taiwan Roc"}]},{"given":"Hui-Hsiang","family":"Tung","sequence":"additional","affiliation":[{"name":"Yuan Ze University, Chung-Li, Taiwan Roc"}]},{"given":"Shih-Chieh","family":"Su","sequence":"additional","affiliation":[{"name":"Ming Chuan University, Gui Shan District, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"HardCopy Structured ASICs: ASIC gain without the pain. DOI=http:\/\/www.altera.com\/products\/software\/flows\/asic\/qts-structured_asic.html  HardCopy Structured ASICs: ASIC gain without the pain. DOI=http:\/\/www.altera.com\/products\/software\/flows\/asic\/qts-structured_asic.html"},{"key":"e_1_3_2_1_2_1","first-page":"404","article-title":"Structured ASICs: opportunities and challenges","author":"Zahiri B.","year":"2003","unstructured":"B. Zahiri , \" Structured ASICs: opportunities and challenges ,\" ICCD , 2003 , pp. 404 -- 409 . B. Zahiri, \"Structured ASICs: opportunities and challenges,\" ICCD, 2003, pp. 404--409.","journal-title":"ICCD"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"key":"e_1_3_2_1_4_1","volume-title":"fast custom silicon through platform-based design,\" LSI Logic","year":"2004","unstructured":"White paper, \"RapidChip technology : fast custom silicon through platform-based design,\" LSI Logic , 2004 . White paper, \"RapidChip technology: fast custom silicon through platform-based design,\" LSI Logic, 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981086"},{"key":"e_1_3_2_1_6_1","unstructured":"EDA Survey Results \" Deutsche Bank Securities June 23 2005.  EDA Survey Results \" Deutsche Bank Securities June 23 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776031"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640039"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.50"},{"key":"e_1_3_2_1_12_1","first-page":"1468","article-title":"Exploring logic block granularity for regular fabrics","author":"Koorapaty A.","year":"2004","unstructured":"A. Koorapaty , V. Kheterpal , P. Gopalakrishnan , M. Fu , and L. Pileggi \" Exploring logic block granularity for regular fabrics ,\" DATE , 2004 , pp. 1468 -- 1473 . A. Koorapaty, V. Kheterpal, P. Gopalakrishnan, M. Fu, and L. Pileggi \"Exploring logic block granularity for regular fabrics,\" DATE, 2004, pp. 1468--473.","journal-title":"DATE"},{"key":"e_1_3_2_1_13_1","first-page":"426","article-title":"Heterogeneous logic block architectures for via-patterned programmable fabrics","volume":"2778","author":"Koorapaty A.","year":"2003","unstructured":"A. Koorapaty , L. Pileggi , and H. Schmit , \" Heterogeneous logic block architectures for via-patterned programmable fabrics ,\" LNCS 2778 , 2003 , pp. 426 -- 436 . A. Koorapaty, L. Pileggi, and H. Schmit, \"Heterogeneous logic block architectures for via-patterned programmable fabrics,\" LNCS 2778, 2003, pp. 426--436.","journal-title":"LNCS"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811454"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996623"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981087"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065675"},{"key":"e_1_3_2_1_19_1","first-page":"4","article-title":"Regular fabric of via programmable logic device using exclusive-or array (VPEX) for EB direct writing","volume":"91","author":"Nakamura A.","year":"2008","unstructured":"A. Nakamura , M. Kawarasaki , K. Ishibashi , M. Yoshikawa , and T. Fujino , \" Regular fabric of via programmable logic device using exclusive-or array (VPEX) for EB direct writing ,\" IEIEC Trans. Electron. , Vol. E91 -C, No. 4 , pp. 509--516, April 2008 . A. Nakamura, M. Kawarasaki, K. Ishibashi, M. Yoshikawa, and T. Fujino, \"Regular fabric of via programmable logic device using exclusive-or array (VPEX) for EB direct writing,\" IEIEC Trans. Electron., Vol. E91-C, No. 4, pp. 509--516, April 2008.","journal-title":"IEIEC Trans. Electron."},{"key":"e_1_3_2_1_20_1","volume-title":"Workshop on Design for Manufacturability and Yield","author":"Pons M.","year":"2007","unstructured":"M. Pons , F. Moll , A. Rubio , J. Abella , X. Vera , and A. Gonz\u00e1lez , \" Via-configurable transistor array: a regular design technique to improve ICs yield,\" IEEE Intl . Workshop on Design for Manufacturability and Yield , 2007 . M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera, and A. Gonz\u00e1lez, \"Via-configurable transistor array: a regular design technique to improve ICs yield,\" IEEE Intl. Workshop on Design for Manufacturability and Yield, 2007."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366185"},{"key":"e_1_3_2_1_22_1","first-page":"1787","article-title":"A structured ASIC design approach using pass transistor Logic","author":"Gulati K.","year":"2007","unstructured":"K. Gulati , N. Jayakumar , and S. P. Khatri , \" A structured ASIC design approach using pass transistor Logic ,\" ISCAS , May 2007 , pp. 1787 -- 1790 . K. Gulati, N. Jayakumar, and S. P. Khatri, \"A structured ASIC design approach using pass transistor Logic,\" ISCAS, May 2007, pp. 1787--1790.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_25_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N.","year":"2005","unstructured":"N. Weste and D. Harris , CMOS VLSI Design: A Circuits and Systems Perspective . Third Edition, Addison Wesley , Boston , 2005 . N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Third Edition, Addison Wesley, Boston, 2005."}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","location":"Providence Rhode Island USA","acronym":"GLSVLSI '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785494","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785494"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":25,"alternative-id":["10.1145\/1785481.1785494","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785494","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}