{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:14Z","timestamp":1759146494322,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785500","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"79-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Gating internal nodes to reduce power during scan shift"],"prefix":"10.1145","author":[{"given":"Dheepakkumaran","family":"Jayaraman","sequence":"first","affiliation":[{"name":"Southern Illinois University, Carbondale, Carbondale, IL, USA"}]},{"given":"Rajamani","family":"Sethuram","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[{"name":"Southern Illinois University, Carbondale, Carbondale, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.663775"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"International Test Conference (ITC)","author":"Ravi S.","year":"2007","unstructured":"S. Ravi , \"Power-aware test : Challenges and solutions , International Test Conference (ITC) , pp. 1 -- 10 , Oct. 2007 . S. Ravi, \"Power-aware test: Challenges and solutions, International Test Conference (ITC), pp. 1--10, Oct. 2007."},{"key":"e_1_3_2_1_4_1","first-page":"355","volume-title":"Proceedings International Test Conference","author":"Butler K.","year":"2004","unstructured":"K. Butler , J. Saxena , A. Jain , T. Fryars , J. Lewis , and G. Hetherington , \" Minimizing power consumption in scan testing: pattern generation and dft techniques , Proceedings International Test Conference , pp. 355 -- 364 , Oct. 2004 . K. Butler, J. Saxena, A. Jain, T. Fryars, J. Lewis, and G. Hetherington, \"Minimizing power consumption in scan testing: pattern generation and dft techniques, Proceedings International Test Conference, pp. 355--364, Oct. 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.931040"},{"key":"e_1_3_2_1_6_1","first-page":"284","volume-title":"A structured and scalable mechanism for test access to embedded reusable cores,\" Proceedings of the 1998 IEEE International Test Conference","author":"Marinissen E. J.","year":"1998","unstructured":"E. J. Marinissen , R. G. J. Arendsen , G. Bos , H. Dingemanse , M. Lousberg , and C. Wouters , \" A structured and scalable mechanism for test access to embedded reusable cores,\" Proceedings of the 1998 IEEE International Test Conference , pp. 284 -- 293 , 1998 . E. J. Marinissen, R. G. J. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, \"A structured and scalable mechanism for test access to embedded reusable cores,\" Proceedings of the 1998 IEEE International Test Conference, pp. 284--293, 1998."},{"key":"e_1_3_2_1_7_1","first-page":"863","article-title":"Adapting scan architectures for low power operation","author":"Whetsel L.","year":"2000","unstructured":"L. Whetsel , \" Adapting scan architectures for low power operation ,\" Proceedings in IEEE International Test Conference , p. 863 , 2000 . L. Whetsel, \"Adapting scan architectures for low power operation,\" Proceedings in IEEE International Test Conference, p. 863, 2000.","journal-title":"Proceedings in IEEE International Test Conference"},{"key":"e_1_3_2_1_8_1","volume-title":"Power-Constrained Testing of VLSI Circuits","author":"Nicolici N.","year":"2003","unstructured":"N. Nicolici and B. Al-Hashimi , Power-Constrained Testing of VLSI Circuits . Springer , February 28, 2003 . N. Nicolici and B. Al-Hashimi, Power-Constrained Testing of VLSI Circuits. Springer, February 28, 2003."},{"key":"e_1_3_2_1_9_1","first-page":"77","article-title":"Minimized power consumption for scan-based bist","author":"Gerstendorfer S.","year":"1999","unstructured":"S. Gerstendorfer and H.-J. Wunderlich , \" Minimized power consumption for scan-based bist ,\" Proceedings International Test Conference , pp. 77 -- 84 , 1999 . S. Gerstendorfer and H.-J. Wunderlich, \"Minimized power consumption for scan-based bist,\" Proceedings International Test Conference, pp. 77--84, 1999.","journal-title":"Proceedings International Test Conference"},{"key":"e_1_3_2_1_10_1","unstructured":"Synopsys \"Design compiler ultra http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/DCUltra.aspx.  Synopsys \"Design compiler ultra http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/DCUltra.aspx."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5048-9"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842885"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230809"},{"key":"e_1_3_2_1_14_1","volume-title":"Fan-out and statistical power estimation based scan cell gating for combinational shift power reduction,\" Proceedings in SNUG India","author":"Vishwanath S.","year":"2009","unstructured":"S. Vishwanath , M. A. Shukoor , S. K. Vooka , and S. Ravi , \" Fan-out and statistical power estimation based scan cell gating for combinational shift power reduction,\" Proceedings in SNUG India ,, 2009 . S. Vishwanath, M. A. Shukoor, S. K. Vooka, and S. Ravi, \"Fan-out and statistical power estimation based scan cell gating for combinational shift power reduction,\" Proceedings in SNUG India,, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497571"},{"key":"e_1_3_2_1_17_1","unstructured":"Cadence \"Encounter dft architect http:\/\/www.cadence.com\/products\/ld\/test architect\/pages\/default.aspx.  Cadence \"Encounter dft architect http:\/\/www.cadence.com\/products\/ld\/test architect\/pages\/default.aspx."},{"key":"e_1_3_2_1_18_1","unstructured":"PrimeTime-px \"Synopsys power analysis http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx.  PrimeTime-px \"Synopsys power analysis http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx."}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785500","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785500"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":18,"alternative-id":["10.1145\/1785481.1785500","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785500","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}