{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:08Z","timestamp":1750307408780,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785501","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"85-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Software adaptation in quality sensitive applications to deal with hardware variability"],"prefix":"10.1145","author":[{"given":"Aashish","family":"Pant","sequence":"first","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihaela","family":"van der Schaar","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Parameter Variations and Impact on Circuits and Microarchitecture.\" C2S2 Marco Review","author":"Borkar S.","year":"2003","unstructured":"S. Borkar , Parameter Variations and Impact on Circuits and Microarchitecture.\" C2S2 Marco Review , 2003 . S. Borkar, Parameter Variations and Impact on Circuits and Microarchitecture.\" C2S2 Marco Review, 2003."},{"key":"e_1_3_2_1_2_1","volume-title":"15th Annual IEEE International","author":"Cao Y.","year":"2002","unstructured":"Y. Cao , P. Gupta , A. Kahng , D. Sylvester , and J. Yang , \" Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI,\" ASIC\/SOC Conference , 15th Annual IEEE International , 2002 . Y. Cao, P. Gupta, A. Kahng, D. Sylvester, and J. Yang, \"Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI,\" ASIC\/SOC Conference, 15th Annual IEEE International, 2002."},{"key":"e_1_3_2_1_3_1","volume-title":"ITRS,\"","author":"Integration Process","year":"2007","unstructured":"\" Process Integration , Devices and Structures , ITRS,\" 2007 . \"Process Integration, Devices and Structures, ITRS,\" 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"Fifth International Workshop on Statistical Metrology","author":"Nassif S. R.","year":"2000","unstructured":"S. R. Nassif , \" Modeling and Forecasting of Manufacturing Variations ,\" in Fifth International Workshop on Statistical Metrology , 2000 . S. R. Nassif, \"Modeling and Forecasting of Manufacturing Variations,\" in Fifth International Workshop on Statistical Metrology, 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"J. Tschanz \"Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage \" ISSCC 2002.  J. Tschanz \"Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage \" ISSCC 2002.","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391595"},{"key":"e_1_3_2_1_7_1","volume-title":"Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,\" in Micro Conference","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , T. Pham , R. Rao , C. Ziesler , D. Blaauw , T. Austin , and T. Mudge , \" Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,\" in Micro Conference , 2003 . D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge, \"Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation,\" in Micro Conference, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.644047"},{"key":"e_1_3_2_1_9_1","volume-title":"Symposium on High-Performance Distributed Computing","author":"Bhat P. B.","year":"1998","unstructured":"P. B. Bhat , V. K. Prasanna , and C. Raghavendra , \" Adaptive Communication Algorithms for Distributed Heterogeneous Systems,\" Intl . Symposium on High-Performance Distributed Computing , 1998 . P. B. Bhat, V. K. Prasanna, and C. Raghavendra, \"Adaptive Communication Algorithms for Distributed Heterogeneous Systems,\" Intl. Symposium on High-Performance Distributed Computing, 1998."},{"key":"e_1_3_2_1_10_1","volume-title":"Adaptive Modulation\/TDMA Scheme for Personal Multimedia Communication Systems,\" in GLOBECOM","author":"Sampei S.","year":"1994","unstructured":"S. Sampei , S. Komaki , and N. Morinaga , \" Adaptive Modulation\/TDMA Scheme for Personal Multimedia Communication Systems,\" in GLOBECOM , 1994 . S. Sampei, S. Komaki, and N. Morinaga, \"Adaptive Modulation\/TDMA Scheme for Personal Multimedia Communication Systems,\" in GLOBECOM, 1994."},{"key":"e_1_3_2_1_11_1","article-title":"On the Performance of Adaptive Modulation in Cellular Systems","author":"Qiu X.","year":"1999","unstructured":"X. Qiu and K. Chawla , \" On the Performance of Adaptive Modulation in Cellular Systems ,\" Communications, IEEE Transactions on , 1999 . X. Qiu and K. Chawla, \"On the Performance of Adaptive Modulation in Cellular Systems,\" Communications, IEEE Transactions on, 1999.","journal-title":"Communications, IEEE Transactions on"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278696"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165599"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630114"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.19"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.51"},{"key":"e_1_3_2_1_19_1","volume-title":"Designing a Processor from the Ground Up to Allow Voltage\/Reliability Trade-off s,\" HPCA","author":"Kahng A. B.","year":"2010","unstructured":"A. B. Kahng , S. Kang , R. Kumar , and J. Sartori , \" Designing a Processor from the Ground Up to Allow Voltage\/Reliability Trade-off s,\" HPCA , 2010 . A. B. Kahng, S. Kang, R. Kumar, and J. Sartori, \"Designing a Processor from the Ground Up to Allow Voltage\/Reliability Trade-off s,\" HPCA, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"B. Foo Y. Andreopoulos and M. van der Schaar \"Analytical Complexity Modeling of Wavelet-Based Video Coders \" 2007.  B. Foo Y. Andreopoulos and M. van der Schaar \"Analytical Complexity Modeling of Wavelet-Based Video Coders \" 2007.","DOI":"10.1109\/ICASSP.2007.366798"},{"key":"e_1_3_2_1_21_1","unstructured":"http:\/\/docs.sun.com\/source\/816-5772-11\/funct.html.  http:\/\/docs.sun.com\/source\/816-5772-11\/funct.html."},{"key":"e_1_3_2_1_22_1","volume-title":"Reliable and Self-Repairing SRAM in Nanoscale Technologies using Leakage and Delay Monitoring,\" in IEEE International Test Conference","author":"Saibal Mukhopadhyay H. M.","year":"2005","unstructured":"H. M. Saibal Mukhopadhyay , Kunhhyuk Kang and K. Roy , \" Reliable and Self-Repairing SRAM in Nanoscale Technologies using Leakage and Delay Monitoring,\" in IEEE International Test Conference , 2005 . H. M. Saibal Mukhopadhyay, Kunhhyuk Kang and K. Roy, \"Reliable and Self-Repairing SRAM in Nanoscale Technologies using Leakage and Delay Monitoring,\" in IEEE International Test Conference, 2005."},{"key":"e_1_3_2_1_23_1","unstructured":"\"Joint Video Team Reference Software JM 15.0.\" http:\/\/iphome.hhi.de\/suehring\/tml\/.  \"Joint Video Team Reference Software JM 15.0.\" http:\/\/iphome.hhi.de\/suehring\/tml\/."},{"key":"e_1_3_2_1_24_1","volume-title":"Video Compression - From Concepts to the H.264\/AVC Standard,\" Proceedings of the IEEE","author":"Sullivan G.","year":"2005","unstructured":"G. Sullivan and T. Wiegand , \" Video Compression - From Concepts to the H.264\/AVC Standard,\" Proceedings of the IEEE , 2005 . G. Sullivan and T. Wiegand, \"Video Compression - From Concepts to the H.264\/AVC Standard,\" Proceedings of the IEEE, 2005."},{"key":"e_1_3_2_1_25_1","unstructured":"\"H.264\/MPEG-4 AVC Reference Software Manual.\" http:\/\/iphome.hhi.de\/suehring\/tml\/JM%20Reference%20Software%20Manual%20(JVT-X072).pdf\/.  \"H.264\/MPEG-4 AVC Reference Software Manual.\" http:\/\/iphome.hhi.de\/suehring\/tml\/JM%20Reference%20Software%20Manual%20(JVT-X072).pdf\/."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815173"},{"key":"e_1_3_2_1_27_1","first-page":"790","volume-title":"International Symposium on","volume":"0","author":"Jeong K.","year":"2008","unstructured":"K. Jeong , A. B. Kahng , and K. Samadi , \" Quantified Impacts of Guardband Reduction on Design Process Outcomes,\" Quality Electronic Design , International Symposium on , vol. 0 , pp. 790 -- 797 , 2008 . K. Jeong, A. B. Kahng, and K. Samadi, \"Quantified Impacts of Guardband Reduction on Design Process Outcomes,\" Quality Electronic Design, International Symposium on, vol. 0, pp. 790--797, 2008."},{"key":"e_1_3_2_1_28_1","volume-title":"Robust and Efficient Dynamic Voltage Scaling Architecture,\" SOC Conference","author":"Elgebaly M.","year":"2003","unstructured":"M. Elgebaly , A. Fahim , I. Kang , and M. Sachdev , \" Robust and Efficient Dynamic Voltage Scaling Architecture,\" SOC Conference , 2003 . M. Elgebaly, A. Fahim, I. Kang, and M. Sachdev, \"Robust and Efficient Dynamic Voltage Scaling Architecture,\" SOC Conference, 2003."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"E. W. Dijkstra \"A Note on Two Problems in Connexion with Graphs \" Numerische Mathematik 1959.  E. W. Dijkstra \"A Note on Two Problems in Connexion with Graphs \" Numerische Mathematik 1959.","DOI":"10.1007\/BF01386390"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785501","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785501"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":30,"alternative-id":["10.1145\/1785481.1785501","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785501","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}