{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:09Z","timestamp":1750307409497,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785510","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"119-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Resource-constrained timing-driven link insertion for critical delay reduction"],"prefix":"10.1145","author":[{"given":"Jin-Tai","family":"Yan","sequence":"first","affiliation":[{"name":"Chung-Hua University, Hsinchu, Taiwan Roc"}]},{"given":"Zhi-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"Chung-Hua University, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"issue":"6","key":"e_1_3_2_1_1_1","first-page":"1995","volume":"14","author":"McCoy B. A.","unstructured":"B. A. McCoy and G. Robins , \"Non-tree routing,\" IEEE Trans. on CAD of Integrated Circuits and Systems , Vol. 14 , no. 6 , pp., 1995 . B. A. McCoy and G. Robins, \"Non-tree routing,\" IEEE Trans. on CAD of Integrated Circuits and Systems, Vol.14, no.6, pp., 1995.","journal-title":"\"Non-tree routing,\" IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_2_1","first-page":"74","volume-title":"Automation and Test in Europe","author":"Xue T.","year":"1995","unstructured":"T. Xue and E. S. Kuh , \" Post routing performance optimization via tapered link insertion and wiresizing,\" Design , Automation and Test in Europe , pp. 74 -- 79 , 1995 . T. Xue and E. S. Kuh, \"Post routing performance optimization via tapered link insertion and wiresizing,\" Design, Automation and Test in Europe, pp.74--79, 1995."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903911"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774611"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.148"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228800"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366118"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531635"},{"key":"e_1_3_2_1_9_1","first-page":"69","volume-title":"Optimal transformation of non-tree interconnects for timing analysis,\" The 1st Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics","author":"Chen Z. W.","year":"2009","unstructured":"Z. W. Chen and J. T. Yan , \" Optimal transformation of non-tree interconnects for timing analysis,\" The 1st Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics , pp. 69 -- 72 , 2009 . Z. W. Chen and J. T. Yan, \"Optimal transformation of non-tree interconnects for timing analysis,\" The 1st Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics, pp.69--72, 2009."},{"key":"e_1_3_2_1_10_1","unstructured":"lp_solve: an open source linear programming solver. {Online}. Available: http:\/\/sourceforge.net\/projects\/lpsolve  lp_solve: an open source linear programming solver. {Online}. Available: http:\/\/sourceforge.net\/projects\/lpsolve"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785510","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785510"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":10,"alternative-id":["10.1145\/1785481.1785510","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785510","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}