{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:09Z","timestamp":1750307409458,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785529","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"191-196","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Fast instruction cache modeling for approximate timed HW\/SW co-simulation"],"prefix":"10.1145","author":[{"given":"Juan","family":"Castillo","sequence":"first","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Hector","family":"Posadas","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[{"name":"University of Cantabria, Satander, Spain"}]},{"given":"Marcos","family":"Martinez","sequence":"additional","affiliation":[{"name":"DS2, Valencia, Spain"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/315773.315778"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"volume-title":"proc. of ICECS","year":"2008","author":"Kirchsteiger C.M.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391543"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128576"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343791"},{"volume-title":"Design Automation for Embedded Systems","year":"2002","author":"Wolf F.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1322109.1322120"},{"volume-title":"proc. of ASP-DAC","year":"2009","author":"Tojo N.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996652"},{"key":"e_1_3_2_1_11_1","unstructured":"Hennessy & Patterson \"Computer Architecture: A Quantitative Approach\" Elsevier ARM920T Technical Reference Manual chapter 4. (http:\/\/www.arm.com\/).  Hennessy & Patterson \"Computer Architecture: A Quantitative Approach\" Elsevier ARM920T Technical Reference Manual chapter 4. (http:\/\/www.arm.com\/)."},{"key":"e_1_3_2_1_12_1","unstructured":"C. Cifuentes. \"Reverse Compilation Techniques\". PhD thesis Queensland University of Technology 1994.  C. Cifuentes. \"Reverse Compilation Techniques\". PhD thesis Queensland University of Technology 1994."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"A. Bouchhima P. Gerin F. P\u00e9trot. \"Automatic Instrumentation of Embedded Software for High Level Hardware\/Software Co-Simulation\". ASP-DAC 2009.   A. Bouchhima P. Gerin F. P\u00e9trot. \"Automatic Instrumentation of Embedded Software for High Level Hardware\/Software Co-Simulation\". ASP-DAC 2009.","DOI":"10.1109\/ASPDAC.2009.4796537"},{"key":"e_1_3_2_1_14_1","unstructured":"Edward D. Willink. \"Meta-Compilation for C++\". PhD thesis University of Surrey June 2001.  Edward D. Willink. \"Meta-Compilation for C++\". PhD thesis University of Surrey June 2001."},{"key":"e_1_3_2_1_15_1","unstructured":"Bison http:\/\/www.gnu.org\/software\/bison\/  Bison http:\/\/www.gnu.org\/software\/bison\/"},{"key":"e_1_3_2_1_16_1","unstructured":"DineroIV http:\/\/pages.cs.wisc.edu\/~markhill\/DineroIV\/  DineroIV http:\/\/pages.cs.wisc.edu\/~markhill\/DineroIV\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"M. Lajolo L. Lavegno & A. Sangioanni-Vincentelli: \"Fast instruction cache simlation strategies in a HW\/SW co-design environment\" ASP-DAC 1999  M. Lajolo L. Lavegno & A. Sangioanni-Vincentelli: \"Fast instruction cache simlation strategies in a HW\/SW co-design environment\" ASP-DAC 1999","DOI":"10.1109\/ASPDAC.1999.760030"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785529","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785529"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":17,"alternative-id":["10.1145\/1785481.1785529","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785529","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}