{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:13Z","timestamp":1774801873654,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785533","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"209-214","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Overscaling-friendly timing speculation architectures"],"prefix":"10.1145","author":[{"given":"John","family":"Sartori","sequence":"first","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Razor: A low-power pipeline based on circuit-level timing speculation,\" in MICRO 36","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , R. Rao , T. Pham , C. Ziesler , D. Blaauw , T. Austin , K. Flautner , and T. Mudge , \" Razor: A low-power pipeline based on circuit-level timing speculation,\" in MICRO 36 , 2003 . D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in MICRO 36, 2003."},{"key":"e_1_3_2_1_2_1","volume-title":"Razor ii: In situ error detection and correction for pvt and ser tolerance,\" in ISSCC'08","author":"Blaauw D.","year":"2008","unstructured":"D. Blaauw , S. Kalaiselvan , K. Lai , W.-H. Ma , S. Pant , C. Tokunaga , S. Das , and D. Bull , \" Razor ii: In situ error detection and correction for pvt and ser tolerance,\" in ISSCC'08 , 2008 . D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull, \"Razor ii: In situ error detection and correction for pvt and ser tolerance,\" in ISSCC'08, 2008."},{"key":"e_1_3_2_1_3_1","first-page":"86","volume-title":"USA: IEEE Computer Society","author":"Nicolaidis M.","year":"1999","unstructured":"M. Nicolaidis , \"Time redundancy based soft-error tolerance to rescue nanometer technologies,\" in VTS '99: Proceedings of the 1999 17TH IEEE VLSI Test Symposium. Washington, DC , USA: IEEE Computer Society , 1999 , p. 86 . M. Nicolaidis, \"Time redundancy based soft-error tolerance to rescue nanometer technologies,\" in VTS '99: Proceedings of the 1999 17TH IEEE VLSI Test Symposium. Washington, DC, USA: IEEE Computer Society, 1999, p. 86."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837481"},{"key":"e_1_3_2_1_7_1","volume-title":"Cmos process variations: A critical operation point hypothesis. {Online}. Available: www.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf","author":"Patel J.","year":"2008","unstructured":"J. Patel . ( 2008 ) Cmos process variations: A critical operation point hypothesis. {Online}. Available: www.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf J. Patel. (2008) Cmos process variations: A critical operation point hypothesis. {Online}. Available: www.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf"},{"key":"e_1_3_2_1_8_1","first-page":"415","volume-title":"Clock-gating and its application to low power design of sequential circuits","author":"Wu Q.","year":"2000","unstructured":"Q. Wu , M. Pedram , and X. Wu , \" Clock-gating and its application to low power design of sequential circuits , vol. 47 , 2000 , pp. 415 -- 420 . Q. Wu, M. Pedram, and X. Wu, \"Clock-gating and its application to low power design of sequential circuits, vol. 47, 2000, pp. 415--420."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303847"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013313"},{"key":"e_1_3_2_1_11_1","volume-title":"Variable delay element. {Online}. Available: http:\/\/www.freepatentsonline.com\/y2003\/0001649.html","author":"Samarchi M.","year":"2003","unstructured":"M. Saint-laurent and H. Samarchi . ( 2003 ) Variable delay element. {Online}. Available: http:\/\/www.freepatentsonline.com\/y2003\/0001649.html M. Saint-laurent and H. Samarchi. (2003) Variable delay element. {Online}. Available: http:\/\/www.freepatentsonline.com\/y2003\/0001649.html"},{"key":"e_1_3_2_1_12_1","author":"Jovanovic G. S.","year":"2006","unstructured":"G. S. Jovanovic and M. K. Stojcev , \"Current starved delay element with symmetric load,\" International Journal of Electronics , 2006 . G. S. Jovanovic and M. K. Stojcev, \"Current starved delay element with symmetric load,\" International Journal of Electronics, 2006.","journal-title":"\"Current starved delay element with symmetric load,\" International Journal of Electronics"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391692"},{"key":"e_1_3_2_1_14_1","volume-title":"An on-die cmos leakage current sensor for measuring process variation in sub-90nm generations","author":"Kim C.","year":"2005","unstructured":"C. Kim , K. Roy , S. Hsu , R. Krishnamurthy , and S. Borkar , \" An on-die cmos leakage current sensor for measuring process variation in sub-90nm generations ,\" 2005 . C. Kim, K. Roy, S. Hsu, R. Krishnamurthy, and S. Borkar, \"An on-die cmos leakage current sensor for measuring process variation in sub-90nm generations,\" 2005."},{"key":"e_1_3_2_1_15_1","first-page":"56","volume-title":"USA: IEEE Computer Society","author":"Lu C.-W.","year":"1996","unstructured":"C.-W. Lu , C.-L. Lee , and J.-E. Chen , \"A fast and sensitive built-in current sensor for iddq testing,\" in IDDQ'96. Washington, DC , USA: IEEE Computer Society , 1996 , p. 56 . C.-W. Lu, C.-L. Lee, and J.-E. Chen, \"A fast and sensitive built-in current sensor for iddq testing,\" in IDDQ'96. Washington, DC, USA: IEEE Computer Society, 1996, p. 56."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_17_1","volume-title":"Slack redistribution for graceful degradation under voltage overscaling,\" in ASPDAC'10","author":"Kahng A.","year":"2010","unstructured":"A. Kahng , S. Kang , R. Kumar , and J. Sartori , \" Slack redistribution for graceful degradation under voltage overscaling,\" in ASPDAC'10 , 2010 . A. Kahng, S. Kang, R. Kumar, and J. Sartori, \"Slack redistribution for graceful degradation under voltage overscaling,\" in ASPDAC'10, 2010."},{"key":"e_1_3_2_1_18_1","volume-title":"Designing processors from the ground up to allow voltage\/reliability tradeoffs,\" in HPCA'10","author":"Kahng A.","year":"2010","unstructured":"A. Kahng , S. Kang , R. Kumar , and J. Sartori , \" Designing processors from the ground up to allow voltage\/reliability tradeoffs,\" in HPCA'10 , 2010 . A. Kahng, S. Kang, R. Kumar, and J. Sartori, \"Designing processors from the ground up to allow voltage\/reliability tradeoffs,\" in HPCA'10, 2010."},{"key":"e_1_3_2_1_19_1","volume-title":"NSF Workshop on Science of Power Management","author":"Kumar R.","year":"2009","unstructured":"R. Kumar , \"Stochastic processors,\" in NSF Workshop on Science of Power Management , 2009 . R. Kumar, \"Stochastic processors,\" in NSF Workshop on Science of Power Management, 2009."}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","location":"Providence Rhode Island USA","acronym":"GLSVLSI '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785533","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785533"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":19,"alternative-id":["10.1145\/1785481.1785533","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785533","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}