{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:09Z","timestamp":1750307409277,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785545","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"269-274","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Scalable identification of threshold logic functions"],"prefix":"10.1145","author":[{"given":"Ashok kumar","family":"Palaniswamy","sequence":"first","affiliation":[{"name":"Southern Illinois University, Carbondale, Carbondale, IL, USA"}]},{"given":"Manoj kumar","family":"Goparaju","sequence":"additional","affiliation":[{"name":"Southern Illinois University, Carbondale, Carbondale, IL, USA"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[{"name":"Southern Illinois University, Carbondale, Carbondale, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2003.  International Technology Roadmap for Semiconductors 2003."},{"key":"e_1_3_2_1_2_1","first-page":"930","volume-title":"IEEE International Symposium on Micro-Nanomechatronics and Human Science","author":"Beiu V.","year":"2003","unstructured":"V. Beiu , J. M. Quintana , M. J. Avedillo and M. Sulieman , \" Threshold logic: from vacuum tubes to nanoelectronics \", IEEE International Symposium on Micro-Nanomechatronics and Human Science , pp. 930 -- 935 , December 2003 . V. Beiu, J. M. Quintana, M. J. Avedillo and M. Sulieman, \"Threshold logic: from vacuum tubes to nanoelectronics\", IEEE International Symposium on Micro-Nanomechatronics and Human Science, pp. 930--935, December 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"e_1_3_2_1_4_1","volume-title":"Journal on Circuit Theory and Applications: Special Issue on Nanoelectronic Circuits (invited paper)","author":"Glosekotter P.","year":"2002","unstructured":"P. Glosekotter , C. Pacha , W. Prost , S. Kim , H. Vanhusen , T. Reimann , F. J. Tegude and K. F. Goser , Circuit and Application Aspects of Tunneling Devices in a MOBILE Configuration \", Journal on Circuit Theory and Applications: Special Issue on Nanoelectronic Circuits (invited paper) , 2002 submitted. P. Glosekotter, C. Pacha, W. Prost, S. Kim, H. Vanhusen, T. Reimann, F. J. Tegude and K. F. Goser, Circuit and Application Aspects of Tunneling Devices in a MOBILE Configuration\", Journal on Circuit Theory and Applications: Special Issue on Nanoelectronic Circuits (invited paper), 2002 submitted."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1002\/1097-007X(200011\/12)28:6<537::AID-CTA126>3.0.CO;2-B"},{"key":"e_1_3_2_1_6_1","first-page":"489","volume-title":"International Symposium on Signals, Circuits and Systems","author":"Beiu V.","year":"2003","unstructured":"V. Beiu , J. M. Quintana and M. J. Avedillo , R. Andonie, \"Differential implementations of threshold logic gates \", International Symposium on Signals, Circuits and Systems ,pp. 489 -- 492 , July 2003 . V. Beiu, J. M. Quintana and M. J. Avedillo,R. Andonie, \"Differential implementations of threshold logic gates\", International Symposium on Signals, Circuits and Systems,pp. 489--492, July 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2007.18"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468(410) 24"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.44"},{"key":"e_1_3_2_1_10_1","unstructured":"G. De Micheli \"Synthesis and optimization of digital circuits\" McGraw-Hill Inc. NJ 1994.   G. De Micheli \"Synthesis and optimization of digital circuits\" McGraw-Hill Inc. NJ 1994."},{"key":"e_1_3_2_1_11_1","volume-title":"Hatchtel and Fabio Somenzi, \"Logic Synthesis and Verification Algorithms\" Springer","author":"D.","year":"2006","unstructured":"Gary D. Hatchtel and Fabio Somenzi, \"Logic Synthesis and Verification Algorithms\" Springer , New York , 2006 . Gary D. Hatchtel and Fabio Somenzi, \"Logic Synthesis and Verification Algorithms\" Springer, New York, 2006."},{"key":"e_1_3_2_1_12_1","volume-title":"John Wiley","author":"Muroga S.","year":"1971","unstructured":"S. Muroga , \"Threshold Logic and its Applications \", John Wiley , New York, NY , 1971 . S. Muroga, \"Threshold Logic and its Applications\", John Wiley, New York, NY, 1971."},{"key":"e_1_3_2_1_13_1","first-page":"125","volume-title":"Proc. of ASP-DAC","author":"Vrudhula S.","year":"2008","unstructured":"T.Gowda and S. Vrudhula , \" A decomposition based approach for synthesis of multi-level threshold logic circuits \", Proc. of ASP-DAC , pp. 125 -- 130 , January 2008 . T.Gowda and S. Vrudhula, \"A decomposition based approach for synthesis of multi-level threshold logic circuits\", Proc. of ASP-DAC, pp. 125--130, January 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the IWLS","author":"Gowda T.","year":"2007","unstructured":"T. Gowda , S. Vrudhula and G. Konjevod , \" A non-ilp based threshold logic synthesis methodology \", In Proc. of the IWLS , 2007 . T. Gowda, S. Vrudhula and G. Konjevod, \"A non-ilp based threshold logic synthesis methodology\", In Proc. of the IWLS, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.16"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785545"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":15,"alternative-id":["10.1145\/1785481.1785545","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785545","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}