{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:34:45Z","timestamp":1762032885846,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785556","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"323-328","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A DOE-ILP assisted conjugate-gradient based power and stability optimization in High-K Nano-CMOS SRAM"],"prefix":"10.1145","author":[{"given":"Garima","family":"Thakral","sequence":"first","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}]},{"given":"Dhruva","family":"Ghai","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[{"name":"University of Bristol, Bristol, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. of DATE","author":"Amelifard B.","year":"2006","unstructured":"B. Amelifard , and et al. Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment . In Proc. of DATE , pages 1 -- 6 , 2006 . B. Amelifard, and et al. Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment. In Proc. of DATE, pages 1--6, 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810289"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.6028\/jres.049.044"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.08.017"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366141"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810372"},{"key":"e_1_3_2_1_10_1","volume-title":"Understanding Industrial Design of Experiments","author":"Schmidt S. R.","year":"1994","unstructured":"S. R. Schmidt and R. G. Launsby . Understanding Industrial Design of Experiments : 4 th Edn.. Air Academy Press , 1994 . S. R. Schmidt and R. G. Launsby. Understanding Industrial Design of Experiments: 4th Edn.. Air Academy Press, 1994.","edition":"4"},{"key":"e_1_3_2_1_11_1","first-page":"3334","volume-title":"Proc. of International Sympo. Circuits and Systems","author":"Singh J.","year":"2008","unstructured":"J. Singh and et al. A Nano-CMOS Process Variation Induced Read Failure Tolerant SRAM Cell . In Proc. of International Sympo. Circuits and Systems , pages 3334 -- 3337 , 2008 . J. Singh and et al. A Nano-CMOS Process Variation Induced Read Failure Tolerant SRAM Cell. In Proc. of International Sympo. Circuits and Systems, pages 3334--3337, 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819429"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.14"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785556"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":15,"alternative-id":["10.1145\/1785481.1785556","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785556","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}