{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:21Z","timestamp":1773193581864,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785558","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"335-340","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Thermal-aware voltage droop compensation for multi-core architectures"],"prefix":"10.1145","author":[{"given":"Jia","family":"Zhao","sequence":"first","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basab","family":"Datta","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"381","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA-14)","author":"Gupta M.","year":"2008","unstructured":"M. Gupta , K. Rangan , M. Smith , G. Wei , and D. Brooks . \" DeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Microprocessors,\" in Proc . International Symposium on High-Performance Computer Architecture (HPCA-14) , pp. 381 -- 392 , 2008 . M. Gupta, K. Rangan, M. Smith, G. Wei, and D. Brooks. \"DeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Microprocessors,\" in Proc. International Symposium on High-Performance Computer Architecture (HPCA-14), pp. 381--392, 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876475"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_4_1","first-page":"18","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA-15)","author":"Reddi V.","year":"2009","unstructured":"V. Reddi , M. Gupta , G. Holloway , M. Smith , G. Wei , and D. Brooks . \" Voltage Emergency Prediction: A Signature-Based Approach To Reducing Voltage Emergencies,\" in Proc . International Symposium on High-Performance Computer Architecture (HPCA-15) , pp. 18 -- 27 , 2009 . V. Reddi, M. Gupta, G. Holloway, M. Smith, G. Wei, and D. Brooks. \"Voltage Emergency Prediction: A Signature-Based Approach To Reducing Voltage Emergencies,\" in Proc. International Symposium on High-Performance Computer Architecture (HPCA-15), pp. 18--27, 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366122"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505405"},{"key":"e_1_3_2_1_7_1","first-page":"286","volume-title":"Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC'04)","author":"Nakura T.","year":"2004","unstructured":"T. Nakura , M. Ikeda and K. Asada , \" Preliminary Experiments for Power Supply Noise Reduction using Stubs,\" in Proc . Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC'04) , pp. 286 -- 289 , 2004 . T. Nakura, M. Ikeda and K. Asada, \"Preliminary Experiments for Power Supply Noise Reduction using Stubs,\" in Proc. Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC'04), pp. 286--289, 2004."},{"key":"e_1_3_2_1_8_1","first-page":"102","volume-title":"Circuits and Techniques for High Resolution Measurement of on-chip Power Supply Noise,\" in Digest of Technical Papers of Symposium on VLSI Circuits","author":"Alon E.","year":"2004","unstructured":"E. Alon , V. Stojanovic and M. Horowitz , \" Circuits and Techniques for High Resolution Measurement of on-chip Power Supply Noise,\" in Digest of Technical Papers of Symposium on VLSI Circuits , pp. 102 -- 105 , 2004 E. Alon, V. Stojanovic and M. Horowitz, \"Circuits and Techniques for High Resolution Measurement of on-chip Power Supply Noise,\" in Digest of Technical Papers of Symposium on VLSI Circuits, pp. 102--105, 2004"},{"key":"e_1_3_2_1_9_1","first-page":"1795","author":"Alon E.","year":"2007","unstructured":"E. Alon and M. Horowitz , \"Integrated Regulation for Energy-efficient Digital Circuits,\" in Journal of Solid-State Circuits (JSSC) , pp. 1795 -- 1807 , 2007 . E. Alon and M. Horowitz, \"Integrated Regulation for Energy-efficient Digital Circuits,\" in Journal of Solid-State Circuits (JSSC), pp. 1795--1807, 2007.","journal-title":"\"Integrated Regulation for Energy-efficient Digital Circuits,\" in Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Pentium 4 Processor in the 478-pin Package at 1.40 GHz 1.50 GHz 1.60 GHz 1.70 GHz 1.80 GHz 1.90 GHz and 2 GHz Datasheet\" http:\/\/download.intel.com\/design\/10\/datashts\/24988703 .pdf  Intel Pentium 4 Processor in the 478-pin Package at 1.40 GHz 1.50 GHz 1.60 GHz 1.70 GHz 1.80 GHz 1.90 GHz and 2 GHz Datasheet\" http:\/\/download.intel.com\/design\/10\/datashts\/24988703 .pdf"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874808"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Automation and Test in Europe Conference (DATE'07)","author":"Gupta M.","year":"2007","unstructured":"M. Gupta , J. Oatley , R. Joseph , G. Wei , and D. Brooks . \" Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-Delivery Network,\" in Proc. Design , Automation and Test in Europe Conference (DATE'07) , pp. 1 -- 6 , 2007 . M. Gupta, J. Oatley, R. Joseph, G. Wei, and D. Brooks. \"Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-Delivery Network,\" in Proc. Design, Automation and Test in Europe Conference (DATE'07), pp. 1--6, 2007."},{"key":"e_1_3_2_1_13_1","first-page":"160","volume-title":"Automation and Test in Europe Conference (DATE'09)","author":"Gupta M.","year":"2009","unstructured":"M. Gupta , V. Reddi , G. Holloway , G. Wei and D. Brooks , \" An Event-Guided Approach to Handling Inductive Noise in Processors,\" in Proc. Design , Automation and Test in Europe Conference (DATE'09) , pp. 160 -- 165 , 2009 . M. Gupta, V. Reddi, G. Holloway, G. Wei and D. Brooks, \"An Event-Guided Approach to Handling Inductive Noise in Processors,\" in Proc. Design, Automation and Test in Europe Conference (DATE'09), pp. 160--165, 2009."},{"key":"e_1_3_2_1_14_1","first-page":"301","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA-15)","author":"Herbert S.","year":"2009","unstructured":"S. Herbert and D. Marculescu , \" Variation-Aware Dynamic Voltage\/Frequency Scaling,\" in Proc . International Symposium on High-Performance Computer Architecture (HPCA-15) , pp. 301 -- 312 , 2009 . S. Herbert and D. Marculescu, \"Variation-Aware Dynamic Voltage\/Frequency Scaling,\" in Proc. International Symposium on High-Performance Computer Architecture (HPCA-15), pp. 301--312, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013315"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876439"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870937"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","location":"Providence Rhode Island USA","acronym":"GLSVLSI '10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785558","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785558"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":18,"alternative-id":["10.1145\/1785481.1785558","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785558","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}