{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:09Z","timestamp":1750307409693,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,16]],"date-time":"2010-05-16T00:00:00Z","timestamp":1273968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,16]]},"DOI":"10.1145\/1785481.1785572","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"393-396","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Characteristics of MS-CMOS logic in sub-32nm technologies"],"prefix":"10.1145","author":[{"given":"Kagan","family":"Irez","sequence":"first","affiliation":[{"name":"Columbia University , New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaping","family":"Hu","sequence":"additional","affiliation":[{"name":"Columbia University , New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles A.","family":"Zukowski","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.04.035"},{"key":"e_1_3_2_1_2_1","first-page":"194","volume-title":"IEEE Symp. VLSI Tech.","author":"M. Chudzik","year":"2007","unstructured":"M. Chudzik et. al., \" High performance high-k\/metal gates for 45nm CMOS and beyond with gate-first Processing \", IEEE Symp. VLSI Tech. , pp 194 -- 195 , Jun. 2007 M. Chudzik et. al., \"High performance high-k\/metal gates for 45nm CMOS and beyond with gate-first Processing\", IEEE Symp. VLSI Tech., pp194--195, Jun. 2007"},{"key":"e_1_3_2_1_3_1","volume-title":"5th Annual Austin Center for Adv. Studies","author":"Rao RM.","year":"2005","unstructured":"RM. Rao , RB. Brown , K Nowka , JL. Burns \" Analysis and mitigation of CMOS gate leakage\" Proc . 5th Annual Austin Center for Adv. Studies , 2005 RM. Rao, RB. Brown, K Nowka, JL. Burns \"Analysis and mitigation of CMOS gate leakage\" Proc. 5th Annual Austin Center for Adv. Studies, 2005"},{"key":"e_1_3_2_1_4_1","first-page":"509","article-title":"Standby and active leakage current control and minimization in CMOS VLSI circuits","author":"Farzan F.","year":"2005","unstructured":"F. Farzan and M. Pedram , \" Standby and active leakage current control and minimization in CMOS VLSI circuits \", IEICE Trans. on Electronics , 2005 . E(88)--C(4): pp. 509 -- 519 F. Farzan and M. Pedram , \"Standby and active leakage current control and minimization in CMOS VLSI circuits\", IEICE Trans. on Electronics, 2005. E(88)--C(4): pp. 509--519","journal-title":"IEICE Trans. on Electronics"},{"key":"e_1_3_2_1_5_1","first-page":"14","volume-title":"6th Int. Conf. ASIC, Vol 1","author":"Chang X.","year":"2005","unstructured":"X. Chang , D. Fan , Y. Han , Z. Zhang , X. Li , \"Fast algorithm for leakage power reduction by input vector control \", 6th Int. Conf. ASIC, Vol 1 , pp. 14 -- 18 , Oct 2005 X. Chang, D. Fan, Y. Han, Z. Zhang, X. Li, \"Fast algorithm for leakage power reduction by input vector control\", 6th Int. Conf. ASIC, Vol 1, pp. 14--18, Oct 2005"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383135"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009963"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057758"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10..1109\/TVLSI.2007.904101"},{"key":"e_1_3_2_1_10_1","unstructured":"http:\/\/www.itrs.net 2007 International technology Roadmap for Semiconductors.  http:\/\/www.itrs.net 2007 International technology Roadmap for Semiconductors."},{"key":"e_1_3_2_1_11_1","first-page":"569","volume-title":"Conf. Computer Design","author":"Thorp T.","year":"1999","unstructured":"T. Thorp , G. Yee and C. Sechen , \" Design and synthesis of monotonic circuits,\" in Int . Conf. Computer Design , Oct. 1999 , pp. 569 -- 572 . T. Thorp, G. Yee and C. Sechen, \"Design and synthesis of monotonic circuits,\" in Int. Conf. Computer Design, Oct. 1999, pp.569--572."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313903"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(02)00252-6"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.07.011"},{"key":"e_1_3_2_1_15_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm\/  http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"e_1_3_2_1_16_1","unstructured":"http:\/\/www-devices.eecs.berkeley.edu\/  http:\/\/www-devices.eecs.berkeley.edu\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127973"}],"event":{"name":"GLSVLSI '10: Great Lakes Symposium on VLSI 2010","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Providence Rhode Island USA","acronym":"GLSVLSI '10"},"container-title":["Proceedings of the 20th symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785572","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1785481.1785572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:31Z","timestamp":1750246771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1785481.1785572"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,16]]},"references-count":17,"alternative-id":["10.1145\/1785481.1785572","10.1145\/1785481"],"URL":"https:\/\/doi.org\/10.1145\/1785481.1785572","relation":{},"subject":[],"published":{"date-parts":[[2010,5,16]]},"assertion":[{"value":"2010-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}