{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:32Z","timestamp":1750307372472,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,17]],"date-time":"2010-05-17T00:00:00Z","timestamp":1274054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,17]]},"DOI":"10.1145\/1787275.1787328","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"217-226","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["On-chip communication and synchronization mechanisms with cache-integrated network interfaces"],"prefix":"10.1145","author":[{"given":"Stamatis G.","family":"Kavadias","sequence":"first","affiliation":[{"name":"Foundation for Research and Technology Hellas (FORTH), Heraklion, Crete, Greece"}]},{"given":"Manolis G.H.","family":"Katevenis","sequence":"additional","affiliation":[{"name":"Foundation for Research and Technology Hellas (FORTH), Heraklion, Crete, Greece"}]},{"given":"Michail","family":"Zampetakis","sequence":"additional","affiliation":[{"name":"Foundation for Research and Technology Hellas (FORTH), Heraklion, Crete, Greece"}]},{"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[{"name":"Foundation for Research and Technology Hellas (FORTH), Heraklion, Crete, Greece"}]}],"member":"320","published-online":{"date-parts":[[2010,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Scalable computer ARChitecture","author":"SARC","year":"2005","unstructured":"SARC : Scalable computer ARChitecture , 2005 -2009. European IP Project . SARC: Scalable computer ARChitecture, 2005-2009. European IP Project."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/548716.822676"},{"key":"e_1_3_2_1_3_1","first-page":"13","volume-title":"Supinski. CLOMP: Accurately Characterizing OpenMP Application Overheads. In Proc. of the Fourth International Workshop on OpenMP (IWOMP)","author":"Bronevetsky G.","year":"2008","unstructured":"G. Bronevetsky , J. Gyllenhaal , and B. R. de Supinski. CLOMP: Accurately Characterizing OpenMP Application Overheads. In Proc. of the Fourth International Workshop on OpenMP (IWOMP) , pages 13 -- 25 , West Lafayette, IN , May 2008 . G. Bronevetsky, J. Gyllenhaal, and B. R. de Supinski. CLOMP: Accurately Characterizing OpenMP Application Overheads. In Proc. of the Fourth International Workshop on OpenMP (IWOMP), pages 13--25, West Lafayette, IN, May 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/602770.602838"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555805"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1812707.1812734"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.356991"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346319"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299106"},{"key":"e_1_3_2_1_11_1","unstructured":"IBM. PowerPC 750GX\/FX Cache Programming Dec 2004.  IBM. PowerPC 750GX\/FX Cache Programming Dec 2004."},{"volume-title":"Feb","year":"2001","key":"e_1_3_2_1_12_1","unstructured":"Intel. Intel XScale Microarchitecture Programmers Reference Manual , Feb 2001 . Intel. Intel XScale Microarchitecture Programmers Reference Manual, Feb 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"Delft","author":"Katevenis M.","year":"2007","unstructured":"M. Katevenis . Interprocessor communication seen as load-store instruction generalization. In K. B. e.a., editor, The Future of Computing, essays in memory of Stamatis Vassiliadis, pages 55--68 , Delft , The Netherlands , Sept. 2007 . M. Katevenis. Interprocessor communication seen as load-store instruction generalization. In K. B. e.a., editor, The Future of Computing, essays in memory of Stamatis Vassiliadis, pages 55--68, Delft, The Netherlands, Sept. 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795220"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277847"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250707"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_20_1","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J.","year":"1995","unstructured":"J. McCalpin . Memory Bandwidth and Machine Balance in Current High Performance Computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , Dec. 1995 . J. McCalpin. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, Dec. 1995."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.81"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.47"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_3_2_1_25_1","unstructured":"M. Reilly L. C. Stewart J. Leonard and D. Gingold. A new generation of cluster interconnect.  M. Reilly L. C. Stewart J. Leonard and D. Gingold. A new generation of cluster interconnect."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-3590-6"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195575"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.56"}],"event":{"name":"CF'10: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Bertinoro Italy","acronym":"CF'10"},"container-title":["Proceedings of the 7th ACM international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787328","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1787275.1787328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:56Z","timestamp":1750245776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787328"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,17]]},"references-count":28,"alternative-id":["10.1145\/1787275.1787328","10.1145\/1787275"],"URL":"https:\/\/doi.org\/10.1145\/1787275.1787328","relation":{},"subject":[],"published":{"date-parts":[[2010,5,17]]},"assertion":[{"value":"2010-05-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}