{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:32Z","timestamp":1750307372736,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,17]],"date-time":"2010-05-17T00:00:00Z","timestamp":1274054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,17]]},"DOI":"10.1145\/1787275.1787330","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"237-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cache misses"],"prefix":"10.1145","author":[{"given":"Pierre","family":"Michaud","sequence":"first","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375541"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1092"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332640"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416656"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299049"},{"key":"e_1_3_2_1_11_1","article-title":"Managing the impact of increasing microprocessor power consumption","author":"Gunther S. H.","year":"2001","unstructured":"S. H. Gunther , F. Binns , D. M. Carmean , and J. C. Hall . Managing the impact of increasing microprocessor power consumption . Intel Technology Journal, (Q1) , Feb. 2001 . S. H. Gunther, F. Binns, D. M. Carmean, and J. C. Hall. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, (Q1), Feb. 2001.","journal-title":"Intel Technology Journal, (Q1)"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"volume-title":"Nov.","year":"2008","key":"e_1_3_2_1_15_1","unstructured":"Intel. Intel Turbo Boost Technology in Intel Core microarchitecture (Nehalem) based processors. White paper , Nov. 2008 . http:\/\/www.intel.com\/technology\/turboboost Intel. Intel Turbo Boost Technology in Intel Core microarchitecture (Nehalem) based processors. White paper, Nov. 2008. http:\/\/www.intel.com\/technology\/turboboost"},{"volume-title":"Thermal \/ Mechanical Design Guide","year":"2009","key":"e_1_3_2_1_16_1","unstructured":"Intel. Intel Core i7 Extreme Edition and Intel Core i7 Processor and LGA1366 Socket , Thermal \/ Mechanical Design Guide , Mar. 2009 . Section 5.3.1. Intel. Intel Core i7 Extreme Edition and Intel Core i7 Processor and LGA1366 Socket, Thermal \/ Mechanical Design Guide, Mar. 2009. Section 5.3.1."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSL.2003.821550"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. of the Int. Symp. on Quality Electronic Design","author":"Lim C. H.","year":"2002","unstructured":"C. H. Lim , W. R. Daasch , and G. Cai . A thermal-aware superscalar microprocessor . In Proc. of the Int. Symp. on Quality Electronic Design , 2002 . C. H. Lim, W. R. Daasch, and G. Cai. A thermal-aware superscalar microprocessor. In Proc. of the Int. Symp. on Quality Electronic Design, 2002."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_26_1","volume-title":"Third Workshop on Modeling, Benchmarking and Simulation","author":"Michaud P.","year":"2007","unstructured":"P. Michaud and Y. Sazeides . ATMI: analytical model of temperature in microprocessors . In Third Workshop on Modeling, Benchmarking and Simulation , 2007 . P. Michaud and Y. Sazeides. ATMI: analytical model of temperature in microprocessors. In Third Workshop on Modeling, Benchmarking and Simulation, 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250727.1250729"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568604"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.93"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910963"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"}],"event":{"name":"CF'10: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Bertinoro Italy","acronym":"CF'10"},"container-title":["Proceedings of the 7th ACM international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787330","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1787275.1787330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:56Z","timestamp":1750245776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787330"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,17]]},"references-count":36,"alternative-id":["10.1145\/1787275.1787330","10.1145\/1787275"],"URL":"https:\/\/doi.org\/10.1145\/1787275.1787330","relation":{},"subject":[],"published":{"date-parts":[[2010,5,17]]},"assertion":[{"value":"2010-05-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}