{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T12:43:55Z","timestamp":1762605835888,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,17]],"date-time":"2010-05-17T00:00:00Z","timestamp":1274054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,17]]},"DOI":"10.1145\/1787275.1787338","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"287-296","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Interval-based models for run-time DVFS orchestration in superscalar processors"],"prefix":"10.1145","author":[{"given":"Georgios","family":"Keramidas","sequence":"first","affiliation":[{"name":"Industrial Systems Institute, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios","family":"Spiliopoulos","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.65"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.30"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249062"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006729"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1481659"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. of the International Symposium on High-Performance Computer Architecture","author":"Kim W.","year":"2008","unstructured":"W. Kim , M. S. Gupta , G. Y. Wei , and D. Brooks . System level analysis of fast, per-core DVFS using on-chip switching regulators . Proc. of the International Symposium on High-Performance Computer Architecture , 2008 . W. Kim, M. S. Gupta, G. Y. Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. Proc. of the International Symposium on High-Performance Computer Architecture, 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of the Annual International Symposium on Microarchitecture","author":"Li H.","year":"2003","unstructured":"H. Li , C. Y. Cher , T. N. Vijaykumar , and K. Roy . VSV: L2-miss-driven variable supply-voltage scaling for low power . Proc. of the Annual International Symposium on Microarchitecture , 2003 . H. Li, C. Y. Cher, T. N. Vijaykumar, and K. Roy. VSV: L2-miss-driven variable supply-voltage scaling for low power. Proc. of the Annual International Symposium on Microarchitecture, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859621"},{"key":"e_1_3_2_1_15_1","volume-title":"ECE Dept.","author":"Spiliopoulos V.","year":"2009","unstructured":"V. Spiliopoulos . DVFS for processor energy optimization. Diploma Thesis , ECE Dept. , University of Patras , Sept. 2009 . V. Spiliopoulos. DVFS for processor energy optimization. Diploma Thesis, ECE Dept., University of Patras, Sept. 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006725"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781138"}],"event":{"name":"CF'10: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Bertinoro Italy","acronym":"CF'10"},"container-title":["Proceedings of the 7th ACM international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787338","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1787275.1787338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:56Z","timestamp":1750245776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787338"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,17]]},"references-count":19,"alternative-id":["10.1145\/1787275.1787338","10.1145\/1787275"],"URL":"https:\/\/doi.org\/10.1145\/1787275.1787338","relation":{},"subject":[],"published":{"date-parts":[[2010,5,17]]},"assertion":[{"value":"2010-05-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}