{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:32Z","timestamp":1750307372727,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,5,17]],"date-time":"2010-05-17T00:00:00Z","timestamp":1274054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,5,17]]},"DOI":"10.1145\/1787275.1787339","type":"proceedings-article","created":{"date-parts":[[2010,5,18]],"date-time":"2010-05-18T13:46:25Z","timestamp":1274190385000},"page":"297-308","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units"],"prefix":"10.1145","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[{"name":"University of California Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"UC Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aseem","family":"Gupta","sequence":"additional","affiliation":[{"name":"UC Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[{"name":"UC Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"UC Ircine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"UC Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"TACS","author":"Koren I.","year":"2005","unstructured":"I. Koren Temperature Aware Floorplanning , in TACS 2005 . I. Koren et al. Temperature Aware Floorplanning, in TACS 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751937"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774884"},{"key":"e_1_3_2_1_7_1","volume-title":"Digital integrated circuits: a design perspective","author":"Rabaey J. M.","year":"2003","unstructured":"J. M. Rabaey , Digital integrated circuits: a design perspective , Prentice Hall , Second . Edition, 2003 . J. M. Rabaey et al., Digital integrated circuits: a design perspective, Prentice Hall, Second. Edition, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870763"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277180"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886398"},{"key":"e_1_3_2_1_11_1","unstructured":"SimpleScalar4 tutorial http:\/\/www.simplescalar.com\/tutorial.html.  SimpleScalar4 tutorial http:\/\/www.simplescalar.com\/tutorial.html."},{"key":"e_1_3_2_1_12_1","volume-title":"ISSCC","author":"Nii K.","year":"2004","unstructured":"K. Nii A 90-nm low-power 32 KByte embedded SRAM with gate leakage suppression circuit for mobile applications , ISSCC 2004 . K. Nii et al., A 90-nm low-power 32 KByte embedded SRAM with gate leakage suppression circuit for mobile applications, ISSCC 2004."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514037"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES+ISSS.2004.5"},{"key":"e_1_3_2_1_18_1","first-page":"35","article-title":"Speed and power scaling of SRAMs","author":"Amrutur B S.","year":"2000","unstructured":"B S. Amrutur ,. Speed and power scaling of SRAMs , IEEE Journal of Solid State Circuits. Feb 2000 , vol. 35 . B S. Amrutur et al,. Speed and power scaling of SRAMs, IEEE Journal of Solid State Circuits. Feb 2000, vol. 35.","journal-title":"IEEE Journal of Solid State Circuits."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_20_1","volume-title":"IJSSC","volume":"2000","author":"Amrutur B.S.","unstructured":"B.S. Amrutur , replica technique for wordline and sense control in low-power SRAM's , IJSSC , vol. 2000 . B.S. Amrutur, et al., A replica technique for wordline and sense control in low-power SRAM's, IJSSC, vol. 2000."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_22_1","volume-title":"Palo Alto","author":"Muralimanohar N.","year":"2008","unstructured":". Thoziyoor, N. Muralimanohar , J. H. Ahn , and N P. Jouppi \"CACTI 5. 1 Technical Report\" HP Laboratories , Palo Alto , April 2, 2008 . . Thoziyoor, N. Muralimanohar, J. H. Ahn, and N P. Jouppi \"CACTI 5.1 Technical Report\" HP Laboratories, Palo Alto, April 2, 2008."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_17"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339708"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. ICCD","author":"Hu Z.","year":"2002","unstructured":"Z. Hu Proc. ICCD 2002 . Z. Hu et al., \"Applying Decay Strategies to Branch Predictors for Leakage Energy Savings,\" Proc. ICCD 2002."},{"key":"e_1_3_2_1_26_1","volume-title":"Dynamic fine-grain leakage reduction using leakage-biased bitlines,\" the 30th International Symposium on Computer Architecture","author":"Heo S.","year":"2003","unstructured":"S. Heo , K. Barr , M. Hampton , and K. Asanovic , \" Dynamic fine-grain leakage reduction using leakage-biased bitlines,\" the 30th International Symposium on Computer Architecture , 2003 . S. Heo, K. Barr, M. Hampton, and K. Asanovic, \"Dynamic fine-grain leakage reduction using leakage-biased bitlines,\" the 30th International Symposium on Computer Architecture, 2003."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996572"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_29_1","volume-title":"IJSSC","author":"Rusu S.","year":"2007","unstructured":"S. Rusu A 65-nm Dual-Core Multithreaded Xeon\u00ae Processor With 16- MB L3 Cache , IJSSC 2007 . S. Rusu et al,. A 65-nm Dual-Core Multithreaded Xeon\u00ae Processor With 16-MB L3 Cache, IJSSC 2007."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.23"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383096"},{"key":"e_1_3_2_1_32_1","volume-title":"Symposium on VLSI Circuits","author":"Tang S.","year":"2002","unstructured":"S. Tang , A leakage-tolerant dynamic register file using leakage bypass with stack forcing (LBSF) and source follower NMOS (SFN) techniques , Symposium on VLSI Circuits , 2002 . S. Tang, et al. A leakage-tolerant dynamic register file using leakage bypass with stack forcing (LBSF) and source follower NMOS (SFN) techniques, Symposium on VLSI Circuits, 2002."},{"key":"e_1_3_2_1_33_1","volume-title":"ICCD","author":"Jin L.","year":"2006","unstructured":"L. Jin , in ICCD 2006 . L. Jin et al., Reduce Register Files Leakage Through Discharging Cells, in ICCD 2006."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.3"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375668"},{"volume-title":"ISSCC-2008","author":"Gerosa G.","key":"e_1_3_2_1_37_1","unstructured":"G. Gerosa A Sub-lW to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi- K Metal Gate CMOS , In ISSCC-2008 . G. Gerosa et al., A Sub-lW to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-K Metal Gate CMOS, In ISSCC-2008."},{"key":"e_1_3_2_1_38_1","volume-title":"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era,\" ISSCC","author":"Min K.-S.","year":"2003","unstructured":"K.-S. Min , \" Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era,\" ISSCC 2003 . K.-S. Min et al., \"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era,\" ISSCC 2003."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"M. Horiguchi etal \"Switched-source-impedence CMOS circuit for low-standby subthreshold current giga-scale LSI's \" VLSI circuits Dig. 1993  M. Horiguchi et al. \"Switched-source-impedence CMOS circuit for low-standby subthreshold current giga-scale LSI's \" VLSI circuits Dig. 1993","DOI":"10.1109\/VLSIC.1993.920533"},{"key":"e_1_3_2_1_40_1","volume-title":"ISSCC Dig. Tech. Papers","author":"Wang Y.","year":"2007","unstructured":"Y. Wang , \" A 1.1GHz 12\u00bcA\/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction For Mobile Applications .\", ISSCC Dig. Tech. Papers , Feb. 2007 . Y. Wang et al., \"A 1.1GHz 12\u00bcA\/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction For Mobile Applications.\", ISSCC Dig. Tech. Papers, Feb. 2007."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.122"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.150"},{"key":"e_1_3_2_1_43_1","unstructured":"Semiconductor Industries Association \"International Technology Roadmap for Semiconductors \" 2005 http:\/\/www.itrs.net\/.  Semiconductor Industries Association \"International Technology Roadmap for Semiconductors \" 2005 http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_44_1","first-page":"978","article-title":"Closing the Power Gap Between ASIC & Custom, Tools and Techniques for Low Power Design","author":"Chinnery D.","year":"2007","unstructured":"D. Chinnery and K. Keutzer , \" Closing the Power Gap Between ASIC & Custom, Tools and Techniques for Low Power Design \", Chinnery, David, Keutzer, Kurt , 2007 , XII , ISBN: 978 - 970 -387-25763-1. D. Chinnery and K. Keutzer, \"Closing the Power Gap Between ASIC & Custom, Tools and Techniques for Low Power Design\", Chinnery, David, Keutzer, Kurt, 2007, XII, ISBN: 978-0-387-25763-1.","journal-title":"Chinnery, David, Keutzer, Kurt"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"S. H. Kim and V. J. Mooney Sleepy keeper: a new approach to low-leakage power VLSI design. VLSI-SoC 2006  S. H. Kim and V. J. Mooney Sleepy keeper: a new approach to low-leakage power VLSI design. VLSI-SoC 2006","DOI":"10.1109\/VLSISOC.2006.313263"},{"key":"e_1_3_2_1_46_1","unstructured":"Bias generator for body bias US Patent 7164307 Vivek De et al.  Bias generator for body bias US Patent 7164307 Vivek De et al."},{"volume-title":"JSSC'02","author":"Tschanz J.","key":"e_1_3_2_1_47_1","unstructured":"J. Tschanz , Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. et al . JSSC'02 J. Tschanz, Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. et al. JSSC'02"},{"volume-title":"ISSCC'08","author":"M.","key":"e_1_3_2_1_48_1","unstructured":"M. Yamaoka1, A 65nm Low-Power High-Density SRAM Operable at 1.0V Under 3\u03c3 Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS , ISSCC'08 . M. Yamaoka1,et al., A 65nm Low-Power High-Density SRAM Operable at 1.0V Under 3\u03c3 Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS, ISSCC'08."},{"volume-title":"Leakage in Nanometer CMOS Technologies","author":"Kuroda T.","key":"e_1_3_2_1_49_1","unstructured":"T. Kuroda , Leakage in Nanometer CMOS Technologies . Springer '06. T. Kuroda et al., Leakage in Nanometer CMOS Technologies. Springer'06."},{"key":"e_1_3_2_1_50_1","unstructured":"Design Compiler Synopsys Incorporation.  Design Compiler Synopsys Incorporation."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391488"},{"key":"e_1_3_2_1_52_1","volume-title":"VSV: L2-miss-driven variable supply-voltage scaling for low power.\" In MICRO","author":"Li H.","year":"2003","unstructured":"H. Li , \" VSV: L2-miss-driven variable supply-voltage scaling for low power.\" In MICRO 2003 . H. Li, et al. \"VSV: L2-miss-driven variable supply-voltage scaling for low power.\" In MICRO 2003."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"}],"event":{"name":"CF'10: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Bertinoro Italy","acronym":"CF'10"},"container-title":["Proceedings of the 7th ACM international conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787339","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1787275.1787339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:56Z","timestamp":1750245776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1787275.1787339"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,17]]},"references-count":53,"alternative-id":["10.1145\/1787275.1787339","10.1145\/1787275"],"URL":"https:\/\/doi.org\/10.1145\/1787275.1787339","relation":{},"subject":[],"published":{"date-parts":[[2010,5,17]]},"assertion":[{"value":"2010-05-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}