{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:12:41Z","timestamp":1761109961993,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,6]],"date-time":"2010-06-06T00:00:00Z","timestamp":1275782400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,6]]},"DOI":"10.1145\/1807167.1807307","type":"proceedings-article","created":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T12:37:34Z","timestamp":1276000654000},"page":"1159-1162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["Glacier"],"prefix":"10.1145","author":[{"given":"Rene","family":"Mueller","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Jens","family":"Teubner","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Gustavo","family":"Alonso","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2010,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Netezza Corp. http:\/\/www.netezza.com\/  Netezza Corp. http:\/\/www.netezza.com\/"},{"key":"e_1_3_2_1_2_1","unstructured":"Kickfire. http:\/\/www.kickfire.com\/  Kickfire. http:\/\/www.kickfire.com\/"},{"key":"e_1_3_2_1_3_1","volume-title":"CIDR","author":"Mitra A.","year":"2009","unstructured":"A. Mitra , M. R. Vieira , P. Bakalov , V. J. Tsotras , and W. A. Najjar . Boosting {XML} Filtering Through a Scalable FPGA-Based Architecture . In CIDR , Asilomar, CA , 2009 . A. Mitra, M. R. Vieira, P. Bakalov, V. J. Tsotras, and W. A. Najjar. Boosting {XML} Filtering Through a Scalable FPGA-Based Architecture. In CIDR, Asilomar, CA, 2009."},{"key":"e_1_3_2_1_4_1","volume-title":"Data Processing on FPGAs. PVLDB, 2(1)","author":"Mueller R.","year":"2009","unstructured":"R. Mueller , J. Teubner , and G. Alonso . Data Processing on FPGAs. PVLDB, 2(1) , 2009 . R. Mueller, J. Teubner, and G. Alonso. Data Processing on FPGAs. PVLDB, 2(1), 2009."},{"key":"e_1_3_2_1_5_1","volume-title":"Streams on Wires - A Query compiler for FPGAs. PVLDB, 2(1)","author":"Mueller R.","year":"2009","unstructured":"R. Mueller , J. Teubner , and G. Alonso . Streams on Wires - A Query compiler for FPGAs. PVLDB, 2(1) , 2009 . R. Mueller, J. Teubner, and G. Alonso. Streams on Wires - A Query compiler for FPGAs. PVLDB, 2(1), 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046222"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2010.5447856"},{"key":"e_1_3_2_1_8_1","volume-title":"Virtex-6 Family Overview. Data Sheet","author":"Xilinx Inc.","year":"2009","unstructured":"Xilinx Inc. Virtex-6 Family Overview. Data Sheet 150, September 2009 . Xilinx Inc. Virtex-6 Family Overview. Data Sheet 150, September 2009."}],"event":{"name":"SIGMOD\/PODS '10: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Indianapolis Indiana USA","acronym":"SIGMOD\/PODS '10"},"container-title":["Proceedings of the 2010 ACM SIGMOD International Conference on Management of data"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1807167.1807307","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1807167.1807307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:33Z","timestamp":1750246773000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1807167.1807307"}},"subtitle":["a query-to-hardware compiler"],"short-title":[],"issued":{"date-parts":[[2010,6,6]]},"references-count":8,"alternative-id":["10.1145\/1807167.1807307","10.1145\/1807167"],"URL":"https:\/\/doi.org\/10.1145\/1807167.1807307","relation":{},"subject":[],"published":{"date-parts":[[2010,6,6]]},"assertion":[{"value":"2010-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}