{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:44Z","timestamp":1750307624309,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,2]],"date-time":"2010-06-02T00:00:00Z","timestamp":1275436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2009SGR1250"],"award-info":[{"award-number":["2009SGR1250"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN 2007-61763TIN 2007-68050-C03-03"],"award-info":[{"award-number":["TIN 2007-61763TIN 2007-68050-C03-03"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001354","name":"Ministry of Communications and Information","doi-asserted-by":"publisher","award":["FPI grant BES-2008-003177"],"award-info":[{"award-number":["FPI grant BES-2008-003177"]}],"id":[{"id":"10.13039\/501100001354","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,2]]},"DOI":"10.1145\/1810085.1810095","type":"proceedings-article","created":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T12:37:34Z","timestamp":1276000654000},"page":"37-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["The auction"],"prefix":"10.1145","author":[{"given":"Javier","family":"Lira","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Carlos","family":"Molina","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain and Universitat Rovira i Virgili, Tarragona, Spain"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain and Intel Barcelona Research Center, Intel Labs - UPC, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2010,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Micron system power calculator. {Online}. Available: http:\/\/www.micron.com\/support\/partinfo\/powercalc  Micron system power calculator. {Online}. Available: http:\/\/www.micron.com\/support\/partinfo\/powercalc"},{"key":"e_1_3_2_1_2_1","unstructured":"Spec cpu2006. {Online}. Available: http:\/\/www.spec.org\/cpu2006  Spec cpu2006. {Online}. Available: http:\/\/www.spec.org\/cpu2006"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_4_1","volume-title":"Ring data location prediction scheme for non-uniform cache architectures,\" in Proocedings of the International Conference on Computer Design","author":"Akioka S.","year":"2008","unstructured":"S. Akioka , F. Li , K. Malkowski , P. Raghavan , M. Kandemir , and M. J. Irwin , \" Ring data location prediction scheme for non-uniform cache architectures,\" in Proocedings of the International Conference on Computer Design , 2008 . S. Akioka, F. Li, K. Malkowski, P. Raghavan, M. Kandemir, and M. J. Irwin, \"Ring data location prediction scheme for non-uniform cache architectures,\" in Proocedings of the International Conference on Computer Design, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327184"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"e_1_3_2_1_11_1","volume-title":"Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th International Symposium on Microarchitecture","author":"Chishti Z.","year":"2003","unstructured":"Z. Chishti , M. D. Powell , and T. N. Vijaykumar , \" Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th International Symposium on Microarchitecture , 2003 . Z. Chishti, M. D. Powell, and T. N. Vijaykumar, \"Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th International Symposium on Microarchitecture, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_13_1","volume-title":"Recognition, mining and synthesis moves computers to the era of tera,\" in Intel White Paper","author":"Dubey P.","year":"2005","unstructured":"P. Dubey , \" A platform 2015 workload model : Recognition, mining and synthesis moves computers to the era of tera,\" in Intel White Paper , Intel Corporation , 2005 . P. Dubey, \"A platform 2015 workload model: Recognition, mining and synthesis moves computers to the era of tera,\" in Intel White Paper, Intel Corporation, 2005."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"e_1_3_2_1_15_1","volume-title":"Best of both latency and throughput,\" in Proceedings of the 22nd International Conference on Computer Design","author":"Grochowski E.","year":"2004","unstructured":"E. Grochowski , R. Ronen , J. Shen , and H. Wang , \" Best of both latency and throughput,\" in Proceedings of the 22nd International Conference on Computer Design , 2004 . E. Grochowski, R. Ronen, J. Shen, and H. Wang, \"Best of both latency and throughput,\" in Proceedings of the 22nd International Conference on Computer Design, 2004."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_26"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542289"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_21_1","volume-title":"A novel migration-based nuca design for chip multiprocessors,\" in Proceedings of the ACM\/IEEE conference on Supercomputing","author":"Kandemir M.","year":"2008","unstructured":"M. Kandemir , F. Li , M. J. Irwin , and S. W. Son , \" A novel migration-based nuca design for chip multiprocessors,\" in Proceedings of the ACM\/IEEE conference on Supercomputing , 2008 . M. Kandemir, F. Li, M. J. Irwin, and S. W. Son, \"A novel migration-based nuca design for chip multiprocessors,\" in Proceedings of the ACM\/IEEE conference on Supercomputing, 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_32_1","volume-title":"Leveraging bloom filters for smart search within nuca caches,\" in Proceedings of the 7th Workshop on Complexity-Effective Design (WCED)","author":"Ricci R.","year":"2006","unstructured":"R. Ricci , S. Barrus , and R. Balasubramonian , \" Leveraging bloom filters for smart search within nuca caches,\" in Proceedings of the 7th Workshop on Complexity-Effective Design (WCED) , 2006 . R. Ricci, S. Barrus, and R. Balasubramonian, \"Leveraging bloom filters for smart search within nuca caches,\" in Proceedings of the 7th Workshop on Complexity-Effective Design (WCED), 2006."},{"key":"e_1_3_2_1_33_1","volume-title":"An 80-tile 1.28tflops network-on-chip in 65nm cmos,\" in Proceedings of the IEEE International Solid-State Circuits Conference","author":"Vangal S.","year":"2007","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finnan , P. Iyer , A. Singh , T. Jacob , S. Jain , S. Venkataraman , Y. Hoskote , and N. Borkar , \" An 80-tile 1.28tflops network-on-chip in 65nm cmos,\" in Proceedings of the IEEE International Solid-State Circuits Conference , 2007 . S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finnan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, \"An 80-tile 1.28tflops network-on-chip in 65nm cmos,\" in Proceedings of the IEEE International Solid-State Circuits Conference, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"}],"event":{"name":"ICS'10: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Tsukuba Ibaraki Japan","acronym":"ICS'10"},"container-title":["Proceedings of the 24th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1810085.1810095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:52Z","timestamp":1750250752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810095"}},"subtitle":["optimizing banks usage in Non-Uniform Cache Architectures"],"short-title":[],"issued":{"date-parts":[[2010,6,2]]},"references-count":35,"alternative-id":["10.1145\/1810085.1810095","10.1145\/1810085"],"URL":"https:\/\/doi.org\/10.1145\/1810085.1810095","relation":{},"subject":[],"published":{"date-parts":[[2010,6,2]]},"assertion":[{"value":"2010-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}