{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:44Z","timestamp":1750307624405,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,2]],"date-time":"2010-06-02T00:00:00Z","timestamp":1275436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["546060"],"award-info":[{"award-number":["546060"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,2]]},"DOI":"10.1145\/1810085.1810097","type":"proceedings-article","created":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T12:37:34Z","timestamp":1276000654000},"page":"61-71","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Making nested parallel transactions practical using lightweight hardware support"],"prefix":"10.1145","author":[{"given":"Woongki","family":"Baek","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Nathan","family":"Bronson","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"320","published-online":{"date-parts":[[2010,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The OpenMP Application Program Interface Specification version 3.0. http:\/\/www.openmp.org May 2008.  The OpenMP Application Program Interface Specification version 3.0. http:\/\/www.openmp.org May 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345232"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810528"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693466"},{"volume-title":"IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization","year":"2008","author":"Minh C. Cao","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"journal-title":"Transactional Memory. Morgan Claypool Synthesis Series","year":"2006","author":"Larus J.","key":"e_1_3_2_1_12_1"},{"volume-title":"LogTM: Log-Based Transactional Memory. In 12th International Conference on High-Performance Computer Architecture","year":"2006","author":"Moore K. E.","key":"e_1_3_2_1_13_1"},{"volume-title":"Nested Transactional Memory: Model and Preliminary Architecture Sketches. In OOPSLA 2005 Workshop on Synchronization and Concurrency in Object-Oriented Languages (SCOOL)","year":"2005","author":"Moss J. E. B.","key":"e_1_3_2_1_14_1"},{"volume-title":"The Fourth ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 09)","year":"2009","author":"Ramadan H. E.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.9"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_18_1","unstructured":"Supercomputing Technologies Group Massachusetts Institute of Technology Laboratory for Computer Science. Cilk 5.4.6 Reference Manual Nov. 2001.  Supercomputing Technologies Group Massachusetts Institute of Technology Laboratory for Computer Science. Cilk 5.4.6 Reference Manual Nov. 2001."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1007\/3-540-40889-4_8","volume-title":"LCR '00: Languages, Compilers, and Run-Time Systems for Scalable Computers","author":"Tanaka Y.","year":"2000"},{"volume-title":"Princeton University","year":"2008","author":"Vachharajani N. A.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03013-0_7"}],"event":{"name":"ICS'10: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Tsukuba Ibaraki Japan","acronym":"ICS'10"},"container-title":["Proceedings of the 24th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810097","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1810085.1810097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:52Z","timestamp":1750250752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810097"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,2]]},"references-count":21,"alternative-id":["10.1145\/1810085.1810097","10.1145\/1810085"],"URL":"https:\/\/doi.org\/10.1145\/1810085.1810097","relation":{},"subject":[],"published":{"date-parts":[[2010,6,2]]},"assertion":[{"value":"2010-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}