{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:44Z","timestamp":1750307624034,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,2]],"date-time":"2010-06-02T00:00:00Z","timestamp":1275436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,2]]},"DOI":"10.1145\/1810085.1810109","type":"proceedings-article","created":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T12:37:34Z","timestamp":1276000654000},"page":"159-168","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Enigma"],"prefix":"10.1145","author":[{"given":"Lixin","family":"Zhang","sequence":"first","affiliation":[{"name":"IBM Research, Austin, TX"}]},{"given":"Evan","family":"Speight","sequence":"additional","affiliation":[{"name":"IBM Research, Austin, TX"}]},{"given":"Ram","family":"Rajamony","sequence":"additional","affiliation":[{"name":"IBM Research, Austin, TX"}]},{"given":"Jiang","family":"Lin","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}]}],"member":"320","published-online":{"date-parts":[[2010,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"System programming. AMD64 Architecture Tech Docs, (24593)","author":"AMD.","year":"2007","unstructured":"AMD. Amd64 architecture programmer's manual volume 2 : System programming. AMD64 Architecture Tech Docs, (24593) , September 2007 . AMD. Amd64 architecture programmer's manual volume 2: System programming. AMD64 Architecture Tech Docs, (24593), September 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1054907.1054910"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/40.621215"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/40.641599"},{"key":"e_1_3_2_1_6_1","first-page":"31","volume-title":"Proc. of the 1st Mach USENIX Workship","author":"Chao C.","year":"1991","unstructured":"C. Chao , M. Machey , and B. Sears . Mach on a virtually addressed cache architecture . In Proc. of the 1st Mach USENIX Workship , pages 31 -- 51 , October 1991 . C. Chao, M. Machey, and B. Sears. Mach on a virtually addressed cache architecture. In Proc. of the 1st Mach USENIX Workship, pages 31--51, October 1991."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/74925.74928"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.5555\/52400.52446"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.5555\/17407.17399"},{"key":"e_1_3_2_1_10_1","volume-title":"PowerPC Architecture Book. www.ibm.com\/developerworks\/eserver\/articles\/archguide.html","author":"Frey B.","year":"2003","unstructured":"B. Frey . PowerPC Architecture Book. www.ibm.com\/developerworks\/eserver\/articles\/archguide.html , 2003 . B. Frey. PowerPC Architecture Book. www.ibm.com\/developerworks\/eserver\/articles\/archguide.html, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/36206.36186"},{"key":"e_1_3_2_1_12_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers , third edition, 2003 . J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, third edition, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/MC.1986.1663096"},{"volume-title":"Intel 64 and ia-32 architectures software developers manual","unstructured":"Intel. Intel 64 and ia-32 architectures software developers manual : Volume 3a. Intel Architecture Docs, (253668-025US), November 2007 . Intel. Intel 64 and ia-32 architectures software developers manual: Volume 3a. Intel Architecture Docs, (253668-025US), November 2007.","key":"e_1_3_2_1_14_1"},{"unstructured":"Intel Corporation. Intel Core#8482; Microarchitecture Optimization Guide. May 2006.  Intel Corporation. Intel Core#8482; Microarchitecture Optimization Guide. May 2006.","key":"e_1_3_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.5555\/548716.822691"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/2.683005"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/291069.291065"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_20_1","volume-title":"The PowerPC Architecture: A Specification for a New Family of RISC Processors","author":"May C.","year":"1994","unstructured":"C. May , E. Silha , R. Simpson , and E. Hank Warren . The PowerPC Architecture: A Specification for a New Family of RISC Processors . Morgan Kaufmann Publishers , San Francisco CA , 1994 . C. May, E. Silha, R. Simpson, and E. Hank Warren. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers, San Francisco CA, 1994."},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. of the Linux Symposiumthe","author":"McCracken D.","year":"2006","unstructured":"D. McCracken . Shared page tables redux . In Proc. of the Linux Symposiumthe , July 2006 . D. McCracken. Shared page tables redux. In Proc. of the Linux Symposiumthe, July 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/279358.279390"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.5555\/580550.876430"},{"key":"e_1_3_2_1_24_1","volume-title":"Tlb for free: In-cache address translation for a multiprocessor. Technical report","author":"Ritchie S. A.","year":"1985","unstructured":"S. A. Ritchie . Tlb for free: In-cache address translation for a multiprocessor. Technical report , 1985 . S. A. Ritchie. Tlb for free: In-cache address translation for a multiprocessor. Technical report, 1985."},{"key":"e_1_3_2_1_25_1","volume-title":"Operating System Concepts","author":"Silberschatz A.","year":"2002","unstructured":"A. Silberschatz , P. B. Galvin , and G. Gagne . Operating System Concepts . John Wiley , New York , 6 th edition, 2002 . A. Silberschatz, P. B. Galvin, and G. Gagne. Operating System Concepts. John Wiley, New York, 6th edition, 2002.","edition":"6"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.5555\/1148882.1148884"},{"unstructured":"Standard Performance Evaluation Corporation. SPECcpu2006 User's Guide. Available from http:\/\/www.spec.org\/cpu2006\/docs\/userguide.html.  Standard Performance Evaluation Corporation. SPECcpu2006 User's Guide. Available from http:\/\/www.spec.org\/cpu2006\/docs\/userguide.html.","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","volume-title":"July","author":"Microsystems I. Sun","year":"2007","unstructured":"I. Sun Microsystems . OpenSPARC#8482;M2 Core Microarchitecture Specification . Revision 05 , www.sun.com , July 2007 . I. Sun Microsystems. OpenSPARC#8482;M2 Core Microarchitecture Specification. Revision 05, www.sun.com, July 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1145\/279358.279388"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/74925.74942"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1145\/143365.143499"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.5555\/17407.17398"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1109\/12.257701"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1145\/859618.859629"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1109\/12.966490"}],"event":{"sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"acronym":"ICS'10","name":"ICS'10: International Conference on Supercomputing","location":"Tsukuba Ibaraki Japan"},"container-title":["Proceedings of the 24th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810109","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1810085.1810109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:52Z","timestamp":1750250752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810085.1810109"}},"subtitle":["architectural and operating system support for reducing the impact of address translation"],"short-title":[],"issued":{"date-parts":[[2010,6,2]]},"references-count":34,"alternative-id":["10.1145\/1810085.1810109","10.1145\/1810085"],"URL":"https:\/\/doi.org\/10.1145\/1810085.1810109","relation":{},"subject":[],"published":{"date-parts":[[2010,6,2]]},"assertion":[{"value":"2010-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}