{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,26]],"date-time":"2026-10-26T17:05:56Z","timestamp":1793034356406,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1810479.1810481","type":"proceedings-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T13:11:04Z","timestamp":1276607464000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Buffer-space efficient and deadlock-free scheduling of stream applications on multi-core architectures"],"prefix":"10.1145","author":[{"given":"Jongsoo","family":"Park","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1090\/qam\/102435"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.376876"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008806425898"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.600002"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_7_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2004","unstructured":"W. J. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2004 . W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"Concurrent VLSI Architecture Group","author":"Webpage ELM","unstructured":"ELM Webpage . Concurrent VLSI Architecture Group , Stanford University . http:\/\/cva.stanford.edu\/projects\/elm\/software.htm. ELM Webpage. Concurrent VLSI Architecture Group, Stanford University. http:\/\/cva.stanford.edu\/projects\/elm\/software.htm."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188543"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168877"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605428"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_13_1","volume-title":"Morgan Kaufmann","author":"Herlihy M.","year":"2008","unstructured":"M. Herlihy and N. Shavit . The Art of Multiprocessor Programming . Morgan Kaufmann , 2008 . M. Herlihy and N. Shavit. The Art of Multiprocessor Programming. Morgan Kaufmann, 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00290339"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780747"},{"key":"e_1_3_2_1_17_1","volume-title":"Department of Computer Science","author":"Karypis G.","year":"1995","unstructured":"G. Karypis and V. Kumar . METIS: Unstructured Graph Partitioning and Sparse Matrix Ordering System. Technical report , Department of Computer Science , University of Minnesota , 1995 . G. Karypis and V. Kumar. METIS: Unstructured Graph Partitioning and Sparse Matrix Ordering System. Technical report, Department of Computer Science, University of Minnesota, 1995."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s 11265-007-0114-1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375596"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348304"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_1_23_1","first-page":"75","volume-title":"LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In International Symposium on Code Generation and Optimization (CGO)","author":"Lattner C.","year":"2004","unstructured":"C. Lattner and V. Adve . LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In International Symposium on Code Generation and Optimization (CGO) , pages 75 -- 86 , 2004 . C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In International Symposium on Code Generation and Optimization (CGO), pages 75--86, 2004."},{"key":"e_1_3_2_1_24_1","volume-title":"University of California","author":"Lee E. A.","year":"1986","unstructured":"E. A. Lee . A Coupled Hardware and Software Architecture for Programmable Digital Signal Processors. PhD thesis , University of California , Berkeley , 1986 . E. A. Lee. A Coupled Hardware and Software Architecture for Programmable Digital Signal Processors. PhD thesis, University of California, Berkeley, 1986."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357071"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289903"},{"key":"e_1_3_2_1_28_1","volume-title":"Stanford University","author":"Mattson P.","year":"2002","unstructured":"P. Mattson . A Programming System for the Imagine Media Processor. PhD thesis , Stanford University , 2002 . P. Mattson. A Programming System for the Imagine Media Processor. PhD thesis, Stanford University, 2002."},{"key":"e_1_3_2_1_29_1","volume-title":"Signals & Systems","author":"Oppenheim A. V.","year":"1997","unstructured":"A. V. Oppenheim , A. S. Willsky , and S. H. Nawab . Signals & Systems . Prentice Hall , 1997 . A. V. Oppenheim, A. S. Willsky, and S. H. Nawab. Signals & Systems. Prentice Hall, 1997."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_33_1","first-page":"285","volume-title":"Optimum Vectorization of Scalable Synchronous Dataflow Graphs. In International Conference on Application-Specific Array Processors (ASAP)","author":"Ritz S.","year":"1993","unstructured":"S. Ritz , M. Pankert , V. \u00c7 Zivojnovi\u0107 , and H. Meyr . Optimum Vectorization of Scalable Synchronous Dataflow Graphs. In International Conference on Application-Specific Array Processors (ASAP) , pages 285 -- 296 , 1993 . S. Ritz, M. Pankert, V. \u00c7Zivojnovi\u0107, and H. Meyr. Optimum Vectorization of Scalable Synchronous Dataflow Graphs. In International Conference on Application-Specific Array Processors (ASAP), pages 285--296, 1993."},{"key":"e_1_3_2_1_34_1","volume-title":"CRC","author":"Sriram S.","year":"2009","unstructured":"S. Sriram and S. S. Bhattacharyya . Embedded Mutiprocesors: Scheduling and Synchronization . CRC , 2009 . S. Sriram and S. S. Bhattacharyya. Embedded Mutiprocesors: Scheduling and Synchronization. CRC, 2009."},{"key":"e_1_3_2_1_35_1","first-page":"179","volume-title":"StreamIt: A Language for Streaming Applications. In International Conference on Compiler Construction (CC)","author":"Thies W.","year":"2002","unstructured":"W. Thies , M. Karczmarek , and S. P. Amarasinghe . StreamIt: A Language for Streaming Applications. In International Conference on Compiler Construction (CC) , pages 179 -- 196 , 2002 . W. Thies, M. Karczmarek, and S. P. Amarasinghe. StreamIt: A Language for Streaming Applications. In International Conference on Compiler Construction (CC), pages 179--196, 2002."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.864011"}],"event":{"name":"SPAA 10: 22nd ACM Symposium on Parallelism in Algorithms and Architectures","location":"Thira Santorini Greece","acronym":"SPAA 10","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810479.1810481","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1810479.1810481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:24Z","timestamp":1750246764000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1810479.1810481"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":34,"alternative-id":["10.1145\/1810479.1810481","10.1145\/1810479"],"URL":"https:\/\/doi.org\/10.1145\/1810479.1810481","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}